



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	19811
Number of Logic Elements/Cells	420000
Total RAM Bits	23625728
Number of I/O	704
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1517-BBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb5k4f40c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1-1: Absolute Maximum Ratings for Arria V Devices

Symbol	Description	Minimum	Maximum	Unit
V_{CC}	Core voltage power supply	-0.50	1.43	V
V _{CCP}	Periphery circuitry, PCIe® hardIP block, and transceiver physical coding sublayer (PCS) power supply	-0.50	1.43	V
V _{CCPGM}	Configuration pins power supply	-0.50	3.90	V
V _{CC_AUX}	Auxiliary supply	-0.50	3.25	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.50	3.90	V
V _{CCPD}	I/O pre-driver power supply	-0.50	3.90	V
V _{CCIO}	I/O power supply	-0.50	3.90	V
V _{CCD_FPLL}	Phase-locked loop (PLL) digital power supply	-0.50	1.80	V
V _{CCA_FPLL}	PLL analog power supply	-0.50	3.25	V
V _{CCA_GXB}	Transceiver high voltage power	-0.50	3.25	V
V _{CCH_GXB}	Transmitter output buffer power	-0.50	1.80	V
V _{CCR_GXB}	Receiver power	-0.50	1.50	V
V _{CCT_GXB}	Transmitter power	-0.50	1.50	V
V _{CCL_GXB}	Transceiver clock network power	-0.50	1.50	V
$\overline{V_{I}}$	DC input voltage	-0.50	3.80	V
V _{CC_HPS}	HPS core voltage and periphery circuitry power supply	-0.50	1.43	V
V _{CCPD_HPS}	HPS I/O pre-driver power supply	-0.50	3.90	V
V _{CCIO_HPS}	HPS I/O power supply	-0.50	3.90	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	-0.50	3.90	V

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



Transceiver Specifications for Arria V GT and ST Devices on page 1-29
 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks.

Transceiver Performance Specifications

Transceiver Specifications for Arria V GX and SX Devices

Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Trans	ceiver Speed Gr	ade 4	Transco	eiver Speed G	irade 6	Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O standards	1.2 V PCM	L, 1.4 V PCN	L,1.5 V PCML	, 2.5 V PCMI	L, Differentia	LVPECL ⁽²³⁾ ,	HCSL, and	LVDS
Input frequency from REFCLK input pins	_	27	_	710	27	_	710	MHz
Rise time	Measure at ±60 mV of differential signal ⁽²⁴⁾	_	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal ⁽²⁴⁾	_	_	400	_	_	400	ps
Duty cycle	_	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	300 ⁽²⁵⁾ / 2000	200	_	300 ⁽²⁵⁾ / 2000	mV

Send Feedback


⁽²³⁾ Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

⁽²⁴⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.

⁽²⁵⁾ The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain

Figure 1-2: Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices



Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
Common Public Radio Interface (CPRI)	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII	4,915.2
	CPRI E60LVII	6,144
	CPRI E96LVIII(60)	9,830.4
Gbps Ethernet (GbE)	GbE 1250	1,250
	OBSAI 768	768
OBSAI	OBSAI 1536	1,536
OBSAI	OBSAI 3072	3,072
	OBSAI 6144	6,144
	SDI 270 SD	270
Serial digital interface (SDI)	SDI 1485 HD	1,485
	SDI 2970 3G	2,970

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



⁽⁶⁰⁾ You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

Symbol	Condition		−l3, −C4			−l5, −C5			-C6		Unit
Зупірої	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Onit
	SERDES factor $J \ge 8^{(76)(78)}$, LVDS TX with RX DPA	(77)	_	1600	(77)	_	1500	(77)	_	1250	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	(77)	_	(79)	(77)	_	(79)	(77)	_	(79)	Mbps
Emulated Differential I/ O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor J = 4 to 10 ⁽⁸¹⁾	(77)	_	945	(77)	_	945	(77)	_	945	Mbps
Emulated Differential I/ O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor J = 4 to 10 ⁽⁸¹⁾	(77)	_	200	(77)	_	200	(77)	_	200	Mbps
t _{x Jitter} -True Differential I/O Standards	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps	_	_	160	_	_	160	_	_	160	ps
1/O Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_	_	0.1	_	_	0.1	UI

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



 $^{^{(78)}\,}$ The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}), provided you can close the design timing and the signal integrity simulation is clean.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

⁽⁸¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

	Symbol	Condition		−I3, −C4			−l5, −C5			-C6		Unit
	Зупівої	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Offic
	TCCS	True Differential I/O Standards	_	_	150	_	_	150	_	_	150	ps
	1003	Emulated Differential I/O Standards		_	300	_	_	300	_	_	300	ps
	True Differential I/O Standards - f _{HSDRDPA}	SERDES factor J =3 to 10 ⁽⁷⁶⁾	150	_	1250	150	_	1250	150	_	1050	Mbps
	(data rate)	SERDES factor $J \ge 8$ with DPA ⁽⁷⁶⁾⁽⁷⁸⁾	150	_	1600	150	_	1500	150	_	1250	Mbps
Receiver		SERDES factor J = 3 to 10	(77)	_	(83)	(77)	_	(83)	(77)	_	(83)	Mbps
	f _{HSDR} (data rate)	SERDES factor J = 1 to 2, uses DDR registers	(77)	_	(79)	(77)	_	(79)	(77)	_	(79)	Mbps
DPA Mode	DPA run length	_	_	_	10000	_	_	10000	_	_	10000	UI
Soft-CDR Mode	Soft-CDR ppm tolerance	_	_	_	300	_	_	300	_	_	300	±ppm
Non-DPA Mode	Sampling Window	_	_	_	300	_	_	300	_	_	300	ps

You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Memory Output Clock Jitter Specifications

Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10^{-12} , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.


Parameter	Clock Network	Symbol	-l3,	-C4	− I 5,	-C5	-(C6	Unit
raiailletei	Clock Network	Зуппоот	Min	Max	Min	Max	Min	Max	Onit
Clock period jitter	PHYCLK	t _{JIT(per)}	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t _{JIT(cc)}	6	3	9	0	9	4	ps

OCT Calibration Block Specifications

Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_	_	20	MHz
T _{OCTCAL}	Number of octusrclk clock cycles required for R_{S} OCT/ $\!R_{T}$ OCT calibration	_	1000	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out	_	32	_	Cycles
T_{RS_RT}	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT	_	2.5	_	ns

Figure 1-10: SPI Slave Timing Diagram



Related Information

SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx_sample_delay.

SD/MMC Timing Characteristics


Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses <code>drvsel = 3</code> and <code>smplsel = 0</code> to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock <code>SDMMC_CLK_OUT</code> changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock <code>SDMMC_CLK</code> and the <code>CSEL</code> setting. The value of <code>SDMMC_CLK</code> is based on the external oscillator frequency and has a maximum value of 50 MHz.

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Figure 1-12: USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	_	8	_	ns
T _{clk} (100Base-T)	TX_CLK clock period	_	40	_	ns
T _{clk} (10Base-T)	TX_CLK clock period	_	400	_	ns
T _{dutycycle}	TX_CLK duty cycle	45	_	55	%
T_d	TX_CLK to TXD/TX_CTL output data delay	-0.85	_	0.15	ns

Figure 1-13: RGMII TX Timing Diagram





Figure 1-20: NAND Data Read Timing Diagram



ARM Trace Timing Characteristics

Table 1-61: ARM Trace Timing Requirements for Arria V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Max	Unit
CLK clock period	12.5	_	ns
CLK maximum duty cycle	45	55	%
CLK to D0 –D7 output data delay	-1	1	ns

UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

GPIO Interface

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 μs . The pulse width is based on a debounce clock frequency of 1 MHz.

Altera Corporation


Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Parameter	Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge delay	50	ps
D_{OUTBUF}	Kishig and/or faming edge delay	100	ps
		150	ps

Glossary

Table 1-78: Glossary



Arria V GX, GT, SX, and ST Device Datasheet **Altera Corporation**



Date	Version	Changes
July 2014	3.8	 Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Updated V_{CC_HPS} specification in Table 5. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 39. Updated T_d and T_h specifications in Table 45. Added T_h specification in Table 47 and Figure 13. Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 58. Added DCLK device initialization clock source specification in Table 60. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Removed f_{MAX_RU_CLK} specification in Table 63.
February 2014	3.7	$ \begin{array}{ll} \bullet & \mbox{Updated $V_{CCRSTCLK_HPS}$ maximum specification in Table 1.} \\ \bullet & \mbox{Added $V_{CC_AUX_SHARED}$ specification in Table 1.} \end{array} $
December 2013	3.6	 Added "HPS PLL Specifications". Added Table 24, Table 39, and Table 40. Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59. Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19. Removed table: GPIO Pulse Width for Arria V Devices.

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Transceiver Power Supply Requirements

Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

Conditions	VCCR_GXB and VCCT_GXB (122)	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	1.05			
Data rate > 10.3 Gbps.DFE is used.				
If ANY of the following conditions are true (123):	1.0	3.0		
 ATX PLL is used. Data rate > 6.5Gbps. DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. 			1.5	V
If ALL of the following conditions are true:	0.85	2.5		
ATX PLL is not used.				
 Data rate ≤ 6.5Gbps. DFE, AEQ, and EyeQ are not used. 				
• Dre, Aeq, and eyeq are not used.				

DC Characteristics

Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.

Altera Corporation Arria V GZ Device Datasheet



⁽¹²²⁾ If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to 0.85 V, they can be shared with the VCC core supply.

⁽¹²³⁾ Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

I/O Standard		V _{CCIO} (\	/)	V _{DIF}	_(DC) (V)		$V_{X(AC)}(V)$		V _{CN}	_{И(DC)} (V)	V	_{DIF(AC)} (V)
1/O Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	_	$0.5 \times V_{CCIO}$	_	$0.4 \times V_{\rm CCIO}$	0.5 × V _{CC} IO	$0.6 \times V_{\text{CCIO}}$	0.3	V _{CCIO} + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 × V _{CCIO} – 0.12	$0.5 \times V_{CCIO}$	$0.5 \times V_{\rm CCIO} \\ + 0.12$	$0.4 \times V_{\rm CCIO}$	0.5 × V _{CC}	0.6 × V _{CCIO}	0.44	0.44

Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

I/O Standard	V _{CCIO} (V) ⁽¹²⁸⁾		V _{ID} (mV) ⁽¹²⁹⁾		V _{ICM(DC)} (V)		V _{OD} (V) ⁽¹³⁰⁾			V _{OCM} (V) (130)					
i/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section.														
2.5 V LVDS	2.375 2.5	2.5	2.625	100	V _{CM} =	_	0.05	D _{MAX} ≤ 700 Mbps	1.8	0.247	_	0.6	1.125	1.25	1.375
(131)	2.373	2.3	2.023	100	1.25 V	_	1.05	D _{MAX} > 700 Mbps	1.55	0.247	_	0.6	1.125	1.25	1.375
BLVDS (132)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_	_

 $^{^{\}left(128\right)}\,$ Differential inputs are powered by VCCPD which requires 2.5 V.

Arria V GZ Device Datasheet

Altera Corporation



⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

⁽¹³⁰⁾ RL range: $90 \le RL \le 110 \Omega$.

⁽¹³¹⁾ For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

⁽¹³²⁾ There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. They depend on the system topology.

	ATX PLL				CMU PLL (161)			fPLL			
Clock Network	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span		
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_		
xN (Native PHY IP)	8.0	8.01 to 9.8304	Up to 13 channels above and below PLL Up to 7 channels above and below PLL	7.99	7.99	Up to 13 channels above and below PLL	3.125	3.125	Up to 13 channels above and below PLL		

Standard PCS Data Rate

Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices

The maximum data rate is also constrained by the transceiver speed grade. Refer to the "Commercial and Industrial Speed Grade Offering for Arria V GZ Devices" table for the transceiver speed grade.

Mode (164)	Modo (164) Transceiver	PMA Width	20	20	16	16	10	10	8	8
Speed Grade	PCS/Core Width	40	20	32	16	20	10	16	8	
FIFO 2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76	
THO	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

Altera Corporation

Arria V GZ Device Datasheet



⁽¹⁶⁴⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Symbol	Parameter	Min	Тур	Max	Unit
t _{OUTPJ_IO} , (173), (175)	Period Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	600	ps (p-p)
COUTPJ_IO ,	Period Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t(173) (175) (176)	Period Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	600	ps (p-p)
t _{FOUTPJ_IO} (1733), (1755), (1766)	Period Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{OUTCCJ_IO} (173), (175)	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	600	ps (p-p)
OUTCCJ_IO * * * *	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f_{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{FOUTCCJ_IO} (173), (175), (176)	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	600	ps (p-p)
FOUTCCJ_IO * *, * *, * *, * *	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f_{OUT} < 100 MHz)	_	_	60	mUI (p-p)
(173) (177)	Period Jitter for a dedicated clock output in cascaded PLLs ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{CASC_OUTPJ_DC} (173), (177)	Period Jitter for a dedicated clock output in cascaded PLLS (f _{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits

⁽¹⁷⁵⁾ The external memory interface clock output jitter specifications use a different measurement method, which is available in the "Memory Output Clock Jitter Specification for Arria V GZ Devices" table.

a. Upstream PLL: $0.59 \text{Mhz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$

b. Downstream PLL: Downstream PLL BW > 2 MHz

Altera Corporation

Arria V GZ Device Datasheet


This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be \geq 1000 MHz.

⁽¹⁷⁷⁾ The cascaded PLL specification is only applicable with the following condition:

Active Serial Configuration Timing

Figure 2-9: AS Configuration Timing

Timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.



Notes:

- 1. If you are using AS ×4 mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLKcycle.
- 2. The initialization clock can be from internal oscillator or CLKUSR pin
- 3. After the option bit to enable the INIT_DONE pin isconfigured into the device, the INIT_DONE ges low.

Table 2-58: AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

 t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for PS mode listed in the "PS Timing Parameters for Arria V GZ Devices" table.

Arria V GZ Device Datasheet

Altera Corporation



Table 2-60: PS Timing Parameters for Arria V GZ Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nconfig low to conf_done low	_	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t _{CFG}	nconfig low pulse width	2	_	μs
t _{STATUS}	nstatus low pulse width	268	1,506 (217)	μs
t _{CF2ST1}	nconfig high to nstatus high	_	1,506 (218)	μs
t _{CF2CK} (219)	nconfig high to first rising edge on DCLK	1,506	_	μs
t _{ST2CK} (219)	nstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
$t_{\rm CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	_	S
t_{CLK}	DCLK period	1/f _{MAX}	_	S
f_{MAX}	DCLK frequency	_	125	MHz
t _{CD2UM}	CONF_DONE high to user mode (220)	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{\text{CD2CU}} + (8576 \times \text{CLKUSR})$ period) (221)	_	_

 $^{^{(217)}}$ This value is applicable if you do not delay configuration by extending the nconfig or nstatus low pulse width.

Altera Corporation

Arria V GZ Device Datasheet



⁽²¹⁸⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽²¹⁹⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽²²⁰⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

Related Information

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices
 For more information about the reconfiguration input for the ALTREMOTE_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices
 For more information about the reset_timer input for the ALTREMOTE_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

User Watchdog Internal Oscillator Frequency Specification

Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

Minimum	Typical	Maximum	Unit		
5.3	7.9	12.5	MHz		

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

Arria V Devices Documentation page

For the Excel-based I/O Timing spreadsheet

Arria V GZ Device Datasheet Altera Corporation



⁽²²⁶⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

⁽²²⁷⁾ This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

Date	Version	Changes
June 2016	2016.06.20	 Changed column heading from "Value" to "Maximum" in the "Pin Capacitance for Arria V GZ Devices" table. Changed the minimum supported data rate range values from "1000" to "2000" in the "ATX PLL Specifications for Arria V GZ Devices" table. Added the supported data rates for the following output standards using true LVDS output buffer types in the "High-Speed Clock Specifications for Arria V GZ Devices" table: True RSDS output standard: data rates of up to 230 Mbps True mini-LVDS output standard: data rates of up to 340 Mbps
December 2015	2015.12.16	 Removed the CDR ppm tolerance specification from the "Receiver Specifications for Arria V GZ Devices" table. Removed transmitter rise and fall time specifications from the "Transmitter Specifications for Arria V GZ Devices" table. Changed the .rbf sizes in the "Uncompressed .rbf Sizes for Arria V GZ Devices" table. Added a footnote to the "Transmitter High-Speed I/O Specifications for Arria V GZ Devices" table.
June 2015	2015.06.16	 Changed the conditions for the reference clock rise and fall time and added a note to the condition in the "Reference Clock Specifications for Arria V GZ Devices" table. Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Receiver Specifications for Arria V GZ Devices" table.
January 2015	2015.01.30	 Added 240-Ω to the "OCT Calibration Accuracy Specifications for Arria V GZ Devices" table. Changed the CDR PPM tolerance spec in the "Receiver Specifications for Arria V GZ Devices" table. Added additional max data rate for fPLL in the "Fractional PLL Specifications for Arria V GZ Devices" table.

Arria V GZ Device Datasheet

Altera Corporation

