# E·XFL

### Intel - 5AGXFB5K4F40I5N Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

2014.10	
Product Status	Obsolete
Number of LABs/CLBs	19811
Number of Logic Elements/Cells	420000
Total RAM Bits	23625728
Number of I/O	704
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1517-BBGA
Supplier Device Package	1517-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxfb5k4f40i5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Transceiver Power Supply Operating Conditions**

Table '	1-4:	Transceiver	Power S	upply	Operating	Conditions	for Arria V Devices	j
---------	------	-------------	---------	-------	-----------	------------	---------------------	---

Symbol	Description	Minimum <sup>(5)</sup>	Typical	Maximum <sup>(5)</sup>	Unit
V <sub>CCA_GXBL</sub>	Transceiver high voltage power (left side)	2 275	2 500	2 625	V
V <sub>CCA_GXBR</sub>	Transceiver high voltage power (right side)	2.575	2.300	2.025	v
V <sub>CCR_GXBL</sub>	GX and SX speed grades—receiver power (left side)	1.08/1.12	1 1/1 15(6)	1 14/1 18	V
V <sub>CCR_GXBR</sub>	GX and SX speed grades—receiver power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V <sub>CCR_GXBL</sub>	GT and ST speed grades—receiver power (left side)	1.17 1.20		1 23	V
V <sub>CCR_GXBR</sub>	GT and ST speed grades—receiver power (right side)	1.17	1.20	1.23	v
V <sub>CCT_GXBL</sub>	GX and SX speed grades—transmitter power (left side)	1.09/1.12	1 1/1 15(6)	1 14/1 18	V
V <sub>CCT_GXBR</sub>	GX and SX speed grades—transmitter power (right side)	1.00/1.12	1.1/1.15	1.14/1.10	v
V <sub>CCT_GXBL</sub>	GT and ST speed grades—transmitter power (left side)	1 17	1 20	1 23	V
V <sub>CCT_GXBR</sub>	GT and ST speed grades—transmitter power (right side)	1.17	1.20	1.23	v
V <sub>CCH_GXBL</sub>	Transmitter output buffer power (left side)	1 /25	1 500	1 575	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power (right side)	1.423	1.300	1.375	v

<sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(6)</sup> For data rate <=3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V<sub>CCR\_GXBL/R</sub>, V<sub>CCT\_GXBL/R</sub>, or V<sub>CCL\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.



### Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

I/O Standard	V <sub>CCIO</sub> (V)				V <sub>REF</sub> (V)		V <sub>TT</sub> (V)			
i/O Stanuaru	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	$V_{REF} + 0.04$	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	$V_{REF} + 0.04$	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95		V <sub>CCIO</sub> /2	—	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9		V <sub>CCIO</sub> /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$		V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	_			

Tuble 1 15, Single Ended SSTE, 15TE, and 15OE / O hererence voltage Specifications for Anna v Devices
---



# Typical TX V<sub>OD</sub> Setting for Arria V Transceiver Channels with termination of 100 $\Omega$

Table 1-32: Typical TX Vor	Setting for Arria V Tran	sceiver Channels with	termination of 100 $\Omega$

Symbol	V <sub>OD</sub> Setting <sup>(58)</sup>	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting <sup>(58)</sup>	V <sub>OD</sub> Value (mV)
	6 <sup>(59)</sup>	120	34	680
	7 <sup>(59)</sup>	140	35	700
	8(59)	160	36	720
	9	180	37	740
	10	200	38	760
	11	220	39	780
	12	240	40	800
	13	260	41	820
	14	280	42	840
V <sub>OD</sub> differential peak-to-peak typical	15	300	43	860
7 I	16	320	44	880
	17	340	45	900
	18	360	46	920
	19	380	47	940
	20	400	48	960
	21	420	49	980
	22	440	50	1000
	23	460	51	1020
	24	480	52	1040

<sup>(58)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

<sup>(59)</sup> Only valid for data rates  $\leq$  5 Gbps.



Symbol	V <sub>OD</sub> Setting <sup>(58)</sup>	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting <sup>(58)</sup>	V <sub>OD</sub> Value (mV)
	25	500	53	1060
	26	520	54	1080
	27	540	55	1100
	28	560	56	1120
	29	580	57	1140
	30	600	58	1160
	31	620	59	1180
	32	640	60	1200
	33	660		

## **Transmitter Pre-Emphasis Levels**

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Arria V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy  $|B| + |C| \le 60$  where  $|B| = V_{OD}$  setting with termination value,  $R_{TERM} = 100 \Omega$  and |C| = 1st post tap pre-emphasis setting.
- |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} 1)\% < 600\%$ , where  $V_{MAX} = |B| + |C|$  and  $V_{MIN} = |B| |C|$ .

Exception for PCIe Gen2 design:  $V_{OD}$  setting = 43 and pre-emphasis setting = 19 are allowed for PCIe Gen2 design with transmit de-emphasis – 6dB setting (pipe\_txdeemp = 1'b0) using Altera PCIe Hard IP and PIPE IP cores.



<sup>&</sup>lt;sup>(58)</sup> Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

### 1-40 Transceiver Compliance Specification

Quartus Prime 1st	Quartus Prime 1st   Quartus Prime V <sub>OD</sub> Setting								
Post Tap Pre- Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit	
16	_	_	9.56	7.73	6.49		_	dB	
17	_		10.43	8.39	7.02		_	dB	
18	_		11.23	9.03	7.52		_	dB	
19	_		12.18	9.7	8.02		_	dB	
20	_		13.17	10.34	8.59		_	dB	
21	_		14.2	11.1			_	dB	
22	_		15.38	11.87			_	dB	
23	_		_	12.67	_	_	_	dB	
24	_		_	13.48			_	dB	
25	_		_	14.37			_	dB	
26	_						_	dB	
27	_						_	dB	
28	_	_	_	_	_	_	_	dB	
29	_		_				_	dB	
30	_						_	dB	
31	_						_	dB	

### **Related Information**

### SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.

## **Transceiver Compliance Specification**

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



# **High-Speed I/O Specifications**

### Table 1-40: High-Speed I/O Specifications for Arria V Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block. When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

The Arria V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol		Condition	-I3, -C4		–I5, –C5			-C6			Unit	
		Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>HSCLK_in</sub> (inp Differential I	out clock frequency) True /O Standards	Clock boost factor W = 1 to $40^{(72)}$	5		800	5		750	5	_	625	MHz
f <sub>HSCLK_in</sub> (inp Single-Ended	out clock frequency) I I/O Standards <sup>(73)</sup>	Clock boost factor W = 1 to $40^{(72)}$	5		625	5		625	5		500	MHz
f <sub>HSCLK_in</sub> (inp Single-Ended	out clock frequency) I I/O Standards <sup>(74)</sup>	Clock boost factor W = 1 to $40^{(72)}$	5	_	420	5	_	420	5	—	420	MHz
f <sub>HSCLK_OUT</sub> (	output clock frequency)	_	5	_	625(75)	5	_	625(75)	5		500 <sup>(75)</sup>	MHz
Transmitter	True Differential I/O Standards - f <sub>HSDR</sub> (data rate)	SERDES factor J =3 to $10^{(76)}$	(77)		1250	(77)		1250	(77)		1050	Mbps

<sup>(73)</sup> This applies to DPA and soft-CDR modes only.





<sup>&</sup>lt;sup>(72)</sup> Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

<sup>&</sup>lt;sup>(74)</sup> This applies to non-DPA mode only.

<sup>&</sup>lt;sup>(75)</sup> This is achieved by using the LVDS clock network.

 $<sup>^{(76)}</sup>$  The  $F_{max}$  specification is based on the fast clock used for serial data. The interface  $F_{max}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>&</sup>lt;sup>(77)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

Symbol		-I3, -C4			-I5, -C5			-C6			Unit	
	Symbol	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	TCCS	True Differential I/O Standards		_	150		-	150	_	_	150	ps
		Emulated Differential I/O Standards			300		_	300		_	300	ps
True Differential I/O Standards - f <sub>HSDRDPA</sub> (data rate) Receiver f <sub>HSDR</sub> (data rate)	True Differential I/O Standards - freepopp	SERDES factor J =3 to $10^{(76)}$	150		1250	150		1250	150		1050	Mbps
	(data rate)	SERDES factor $J \ge 8$ with DPA <sup>(76)(78)</sup>	150	_	1600	150	_	1500	150	_	1250	Mbps
		SERDES factor J = 3 to 10	(77)	_	(83)	(77)	_	(83)	(77)	_	(83)	Mbps
	f <sub>HSDR</sub> (data rate)	SERDES factor J = 1 to 2, uses DDR registers	(77)		(79)	(77)	_	(79)	(77)	_	(79)	Mbps
DPA Mode	DPA run length		_	_	10000	_	_	10000	_	_	10000	UI
Soft-CDR Mode	Soft-CDR ppm tolerance			_	300		_	300		_	300	±ppm
Non-DPA Mode	Sampling Window				300		_	300		_	300	ps

Arria V GX, GT, SX, and ST Device Datasheet



<sup>&</sup>lt;sup>(83)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

# Figure 1-15: MDIO Timing Diagram



# I<sup>2</sup>C Timing Characteristics

# Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

Symbol	Description	Standar	d Mode	Fast I	Mode	Unit	
Symbol	Description	Min	Max	Min	Max	Ont	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	—	2.5		μs	
T <sub>clkhigh</sub>	SCL high time	4.7	—	0.6		μs	
T <sub>clklow</sub>	SCL low time	4	—	1.3		μs	
T <sub>s</sub>	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1		μs	
T <sub>h</sub>	Hold time for SCL to SDA data	0	3.45	0	0.9	μs	
T <sub>d</sub>	SCL to SDA output data delay	—	0.2		0.2	μs	
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	_	0.6		μs	
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	_	0.6		μs	
T <sub>su_stop</sub>	Setup time for a stop condition	4	_	0.6	_	μs	



### 1-82 PS Configuration Timing

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CK}^{(105)}$	nCONFIG high to first rising edge on DCLK	1506	—	μs
t <sub>ST2CK</sub> <sup>(105)</sup>	nSTATUS high to first rising edge of DCLK	2		μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5		ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$		S
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{MAX}$		S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	S
$f_{MAX}$	DCLK frequency	_	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(106)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK period}$	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + ( $T_{init}$ × CLKUSR period)	_	_
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576		Cycles

**Related Information** 

**PS Configuration Timing** 

Provides the PS configuration timing waveform.



 $<sup>^{(105)}</sup>$  If <code>nstatus</code> is monitored, follow the  $t_{ST2CK}$  specification. If <code>nstatus</code> is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>&</sup>lt;sup>(106)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	A1	71,015,712	439,960
	A3	71,015,712	439,960
Arria V GX	A5	101,740,800	446,360
	A7	101,740,800	446,360
	B1	137,785,088	457,368
	B3	137,785,088	457,368
	B5	185,915,808	463,128
	B7	185,915,808	463,128
	C3	71,015,712	439,960
Arria V CT	C7	101,740,800	446,360
Allia v GI	D3	137,785,088	457,368
	D7	185,915,808	463,128
Arria V SV	B3	185,903,680	450,968
Arria v Sa	B5	185,903,680	450,968
Arria V ST	D3	185,903,680	450,968
	D5	185,903,680	450,968

# **Minimum Configuration Time Estimation**

### Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.



1-88	Glossary			AV-5100 2017.02.1
	Symbol	Parameter	Typical	Unit
			0 (default)	ps
D <sub>OUTBUF</sub>	Pising and/or falling edge delay	50	ps	
	Rising and/or failing euge delay	100	ps	
			150	ps

# Glossary

# Table 1-78: Glossary

Term	Definition	
Differential I/O standards	Receiver Input Waveforms	
	Single-Ended Waveform	Positive Channel (p) = $V_{IH}$ Negative Channel (n) = $V_{IL}$
		Ground
	Differential Waveform	
		p - n = 0 V



AV-51002

Date	Version	Changes
June 2012	2.0	<ul> <li>Updated for the Quartus II software v12.0 release:</li> <li>Restructured document.</li> <li>Updated "Supply Current and Power Consumption" section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added "Initialization" and "Configuration Files" sections.</li> </ul>
February 2012	1.3	<ul> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated V<sub>CCP</sub> description.</li> </ul>
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	<ul> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>
August 2011	1.0	Initial release.



Symbol	Description	Minimum	Maximum	Unit
V <sub>I</sub>	DC input voltage	-0.5	3.8	V
T <sub>J</sub>	Operating junction temperature	-55	125	°C
T <sub>STG</sub>	Storage temperature (No bias)	-65	150	°C
I <sub>OUT</sub>	DC output current per pin	-25	40	mA

# Table 2-3: Transceiver Power Supply Absolute Conditions for Arria V GZ Devices

Symbol	Description	Minimum	Maximum	Unit
V <sub>CCA_GXBL</sub>	Transceiver channel PLL power supply (left side)	-0.5	3.75	V
V <sub>CCA_GXBR</sub>	Transceiver channel PLL power supply (right side)	-0.5	3.75	V
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	-0.5	1.35	V
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	-0.5	1.35	V
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	-0.5	1.35	V
V <sub>CCR_GXBL</sub>	Receiver analog power supply (left side)	-0.5	1.35	V
V <sub>CCR_GXBR</sub>	Receiver analog power supply (right side)	-0.5	1.35	V
V <sub>CCT_GXBL</sub>	Transmitter analog power supply (left side)	-0.5	1.35	V
V <sub>CCT_GXBR</sub>	Transmitter analog power supply (right side)	-0.5	1.35	V
V <sub>CCH_GXBL</sub>	Transmitter output buffer power supply (left side)	-0.5	1.8	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power supply (right side)	-0.5	1.8	V

# Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in the following table. They may also undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.



### **Hot Socketing**

### Table 2-14: Hot Socketing Specifications for Arria V GZ Devices

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 µA
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(124)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver receiver pin	50 mA

### Internal Weak Pull-Up Resistor

### Table 2-15: Internal Weak Pull-Up Resistor for Arria V GZ Devices

All I/O pins have an option to enable the weak pull-up resistor except the configuration, test, and JTAG pins. The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .

Symbol	Description	V <sub>CCIO</sub> Conditions (V) <sup>(125)</sup>	Value <sup>(126)</sup>	Unit
R <sub>PU</sub>		3.0 ±5%	25	kΩ
		2.5 ±5%	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you enable the programmable pull-up resistor option.	1.8 ±5%	25	kΩ
		1.5 ±5%	25	kΩ
		1.35 ±5%	25	kΩ
		1.25 ±5%	25	kΩ
		1.2 ±5%	25	kΩ

<sup>(124)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.





 $<sup>^{(125)}</sup>$  The pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

 $<sup>^{(126)}</sup>$  These specifications are valid with a ±10% tolerance to cover changes over PVT.

# **Switching Characteristics**

# **Transceiver Performance Specifications**

# **Reference Clock**

### Table 2-22: Reference Clock Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах	Onic
Reference Clock								
Supported I/O Standards	Dedicated reference clock pin	1.2-V PCM and HCSL	L, 1.4-V PC	ML, 1.5-V P	CML, 2.5-V	PCML, Di	fferential LV	PECL, LVDS,
	RX reference clock pin	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS						
Input Reference Clock Frequency (CMU PLL) <sup>(137)</sup>	_	40		710	40		710	MHz
Input Reference Clock Frequency (ATX PLL) <sup>(137)</sup>	-	100		710	100		710	MHz

<sup>(137)</sup> The input reference clock frequency options depend on the data rate and the device speed grade.



t<sub>ARESET</sub>

Symbol	Parameter	Min	Тур	Max	Unit
four (169)	Output frequency for an internal global or regional clock (C3, I3L speed grade)	_	_	650	MHz
OUT	Output frequency for an internal global or regional clock (C4, I4 speed grade)	_		580	MHz
f (169)	Output frequency for an external clock output (C3, I3L speed grade)		_	667	MHz
LOUT_EXT	Output frequency for an internal global or regional clock (C3, I3L speed grade)Output frequency for an internal global or regional clock (C4, I4 speed grade)Output frequency for an external clock output (C3, I3L speed grade)Output frequency for an external clock output (C4, I4 speed grade)Duty cycle for a dedicated external clock output (when set to 50%)45External feedback clock compensation timeDynamic configuration clock for mgmt_clk and scanclkTime required to lock from the end-of-device configuration or deassertion of aresetTime required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays)PLL closed-loop medium bandwidth0.3PLL closed-loop high bandwidth (170)4Accuracy of PLL phase shift	533	MHz		
toutduty	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	—		10	ns
f <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_clk and scanclk	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset		_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays)	—	—	1	ms
	PLL closed-loop low bandwidth	_	0.3		MHz
f <sub>CLBW</sub>	PLL closed-loop medium bandwidth	—	1.5		MHz
f <sub>OUT</sub> <sup>(169)</sup> f <sub>OUT_EXT</sub> <sup>(169)</sup> t <sub>OUTDUTY</sub> t <sub>FCOMP</sub> f <sub>DYCONFIGCLK</sub> t <sub>LOCK</sub> t <sub>DLOCK</sub> f <sub>CLBW</sub> t <sub>PLL_PSERR</sub>	PLL closed-loop high bandwidth (170)	_	4		MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	_	±50	ps

10

\_\_\_\_

\_

Minimum pulse width on the areset signal





ns

 $<sup>^{(169)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

<sup>&</sup>lt;sup>(170)</sup> High bandwidth PLL settings are not supported in external feedback mode.

AV-51002 2017.02.10

Symbol	Parameter	Min	Тур	Max	Unit
tincci <sup>(171)</sup> , <sup>(172)</sup>	Input clock cycle-to-cycle jitter (f_{REF} $\geq 100~MHz)$	—	—	0.15	UI (p-p)
'INCCJ',	Input clock cycle-to-cycle jitter ( $f_{REF} < 100 \text{ MHz}$ )	-750		+750	ps (p-p)
. (173)	Period Jitter for dedicated clock output in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )			175	ps (p-p)
COUTPJ_DC	SymbolParameterMinTyp $CCJ^{(171)}, (172)$ Input clock cycle-to-cycle jitter $(f_{REF} \ge 100 \text{ MHz})$ Input clock cycle-to-cycle jitter $(f_{REF} < 100 \text{ MHz})$ $TPJ_{LC}^{(173)}$ Period Jitter for dedicated clock output in integer PLL $(f_{OUT} \ge 100 \text{ MHz})$ $Period Jitter for dedicated clock output in integerPLL (f_{OUT} < 100 \text{ MHz})Period Jitter for dedicated clock output in integerPLL (f_{OUT} < 100 \text{ MHz})Period Jitter for dedicated clock output in fractionalPLL (f_{OUT} \ge 100 \text{ MHz})Period Jitter for dedicated clock output in fractionalPLL (f_{OUT} < 100 \text{ MHz})Period Jitter for dedicated clock output in fractionalPLL (f_{OUT} < 100 \text{ MHz})Period Jitter for dedicated clock output in fractionalPLL (f_{OUT} < 100 \text{ MHz})Period Jitter for a dedicated clock output ininteger PLL (f_{OUT} < 100 \text{ MHz})Period Jitter for a dedicated clock output ininteger PLL (f_{OUT} < 100 \text{ MHz})UTCCJ_DC^{(173)}Cycle-to-cycle Jitter for a dedicated clock output ininteger PLL (f_{OUT} < 100 \text{ MHz})UTCCJ_DC^{(173)}Cycle-to-cycle Jitter for a dedicated clock output ininteger PLL (f_{OUT} < 100 \text{ MHz})UTCCJ_DC^{(173)}Cycle-to-cycle Jitter for a dedicated clock output ininteger PLL (f_{OUT} < 100 \text{ MHz})UTCCJ_DC^{(173)}Cycle-to-cycle Jitter for a dedicated clock output ininteger PLL $	17.5	mUI (p-p)		
t <sub>FOUTPJ_DC</sub> <sup>(173)</sup>	Period Jitter for dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_		250 <sup>(176)</sup> , 175 <sup>(174)</sup>	ps (p-p)
	Period Jitter for dedicated clock output in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_		$25^{(176)},$ 17.5 <sup>(174)</sup>	mUI (p-p)
(173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	175	ps (p-p)
COUTCCJ_DC	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f <sub>OUT</sub> < 100 MHz)	_		17.5	mUI (p-p)
(173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	—		250 <sup>(176)</sup> , 175 <sup>(174)</sup>	ps (p-p)
FOUTCCJ_DC	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )			$25^{(176)}, \\ 17.5^{(174)}$	mUI (p-p)

<sup>(171)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. <sup>(172)</sup> The  $f_{REF}$  is fIN/N specification applies when N = 1.

<sup>(174)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.20–0.80 must be  $\geq$  1200 MHz.



<sup>(173)</sup> Peak-to-peak jitter with a probability level of 10<sup>-12</sup> (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

Momony	Modo	Resources Used		Performance				Unit	
wemory	moue	ALUTs	Memory	C3	C4	I3L	14	Offic	
M20K Block	Single-port, all supported widths	0	1	650	550	500	450	MHz	
	Simple dual-port, all supported widths	0	1	650	550	500	450	MHz	
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	455	400	455	400	MHz	
	Simple dual-port with ECC enabled, $512 \times 32$	0	1	400	350	400	350	MHz	
	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	500	450	500	450	MHz	
	True dual port, all supported widths	0	1	650	550	500	450	MHz	
	ROM, all supported widths	0	1	650	550	500	450	MHz	

# **Temperature Sensing Diode Specifications**

# Table 2-37: Internal Temperature Sensing Diode Specification

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40°C to 100°C	±8°C	No	1 MHz, 500 kHz	< 100 ms	8 bits	8 bits

# Table 2-38: External Temperature Sensing Diode Specifications for Arria V GZ Devices

Description	Min	Тур	Max	Unit
I <sub>bias</sub> , diode source current	8		200	μΑ
V <sub>bias,</sub> voltage across diode	0.3		0.9	V
Series resistance		_	< 1	Ω



### 2-50 Soft CDR Mode High-Speed I/O Specifications

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(201)</sup>	Maximum
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
wiiscenaneous	01010101	8	32	640 data transitions

# Soft CDR Mode High-Speed I/O Specifications

### Table 2-44: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions	C3, I3L C4, I4			Unit			
Symbol		Min	Тур	Max	Min	Тур	Max	
Soft-CDR ppm tolerance	—	_	_	300	_	_	300	± ppm





<sup>&</sup>lt;sup>(201)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Date	Version	Changes
June 2016	2016.06.20	<ul> <li>Changed column heading from "Value" to "Maximum" in the "Pin Capacitance for Arria V GZ Devices" table.</li> <li>Changed the minimum supported data rate range values from "1000" to "2000" in the "ATX PLL Specifications for Arria V GZ Devices" table.</li> <li>Added the supported data rates for the following output standards using true LVDS output buffer types in the "High-Speed Clock Specifications for Arria V GZ Devices" table:</li> <li>True RSDS output standard: data rates of up to 230 Mbps</li> <li>True mini-LVDS output standard: data rates of up to 340 Mbps</li> </ul>
December 2015	2015.12.16	<ul> <li>Removed the CDR ppm tolerance specification from the "Receiver Specifications for Arria V GZ Devices" table.</li> <li>Removed transmitter rise and fall time specifications from the "Transmitter Specifications for Arria V GZ Devices" table.</li> <li>Changed the .rbf sizes in the "Uncompressed .rbf Sizes for Arria V GZ Devices" table.</li> <li>Added a footnote to the "Transmitter High-Speed I/O Specifications for Arria V GZ Devices" table.</li> </ul>
June 2015	2015.06.16	<ul> <li>Changed the conditions for the reference clock rise and fall time and added a note to the condition in the "Reference Clock Specifications for Arria V GZ Devices" table.</li> <li>Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Receiver Specifications for Arria V GZ Devices" table.</li> </ul>
January 2015	2015.01.30	<ul> <li>Added 240-Ω to the "OCT Calibration Accuracy Specifications for Arria V GZ Devices" table.</li> <li>Changed the CDR PPM tolerance spec in the "Receiver Specifications for Arria V GZ Devices" table.</li> <li>Added additional max data rate for fPLL in the "Fractional PLL Specifications for Arria V GZ Devices" table.</li> </ul>

