E·XFL

Intel - 5AGXMA1D4F27C4N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	3537
Number of Logic Elements/Cells	75000
Total RAM Bits	8666112
Number of I/O	336
Number of Gates	
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma1d4f27c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Condition	Minimum ⁽¹⁾	Typical	Maximum ⁽¹⁾	Unit	
		3.3 V	3.135	3.3	3.465	V	
V _{CCIO}		3.0 V	2.85	3.0	3.15	V	
		2.5 V	2.375	2.5	2.625	V	
	1/O buffers newer supply	1.8 V	1.71	1.8	1.89	V	
	1/O bullets power supply	1.5 V	1.425	1.5	1.575	V	
		1.35 V	1.283	1.35	1.418	V	
		1.25 V	1.19	1.25	1.31	V V V V V V	
		1.2 V	1.14	1.2	1.26	V	
V _{CCD_FPLL}	PLL digital voltage regulator power supply	_	1.425	1.5	1.575	V	
V _{CCA_FPLL}	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V	
V _I	DC input voltage	_	-0.5	_	3.6	V	
V _O	Output voltage	_	0	_	V _{CCIO}	V	
T	Operating junction temperature	Commercial	0	_	85	°C	
ц	T	Operating junction temperature	Industrial	-40	_	100	°C
+ (4)	Power supply ramp time	Standard POR	200 µs	_	100 ms	_	
t _{RAMP} ⁽⁴⁾	rower supply famp time	Fast POR	200 µs	_	4 ms	_	



⁽¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁴⁾ This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when HPS_PORSEL = 0 and t_{RAMP} specifications for fast POR when HPS_PORSEL = 1.

1/O Standard	V _{CCIO} (V)			V _{SWING(DC)} (V)		V _{X(AC)} (V)			V _{SWING(AC)} (V)		
	Min	Тур	Max	Min	Мах	Min	Тур	Max	Min	Max	
SSTL-125	1.19	1.25	1.31	0.18	(15)	V _{CCIO} /2 – 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15	2(V _{IH(AC)} – V _{REF})	$2(V_{IL(AC)} - V_{REF})$	

Differential HSTL and HSUL I/O Standards

Table 1-18: Differential HSTL and HSUL I/O Standards for Arria V Devices

I/O Standard	V _{CCIO} (V)		V _{DIF(DC)} (V)			V _{X(AC)} (V)		V _{CM(DC)} (V)			V _{DIF(AC)} (V)		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Мах
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	_	$0.5 imes V_{ m CCIO}$		$0.4 \times V_{ m CCIO}$	$0.5 imes V_{ m CCIO}$	$0.6 \times V_{ m CCIO}$	0.3	V _{CCIO} + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	$\begin{array}{c} 0.5 \times \\ \mathrm{V}_{\mathrm{CCIO}} - \\ 0.12 \end{array}$	0.5 × V _{CCIO}	$\begin{array}{c} 0.5 \times \\ \mathrm{V}_{\mathrm{CCIO}} \\ + \ 0.12 \end{array}$	$0.4 \times V_{\rm CCIO}$	0.5 × V _{CCIO}	0.6 × V _{CCIO}	0.44	0.44

Differential I/O Standard Specifications

Table 1-19: Differential I/O Standard Specifications for Arria V Devices

Differential inputs are powered by V_{CCPD} which requires 2.5 V.



Symbol/Description	Condition	Transc	eiver Speed G	irade 4	Transceiver Speed Grade 6			Unit
Symbol/Description	condition	Min	Тур	Max	Min	Тур	Max	onit
Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾	_	100	_	_	100	_	_	mV
V _{ICM} (AC coupled)	—	_	0.7/0.75/ 0.8 ⁽³¹⁾			0.7/0.75/ 0.8 ⁽³¹⁾	—	mV
V _{ICM} (DC coupled)	\leq 3.2Gbps ⁽³²⁾	670	700	730	670	700	730	mV
	85- Ω setting		85			85	—	Ω
Differential on-chip	100- Ω setting		100			100		Ω
termination resistors	120-Ω setting		120			120	—	Ω
	150-Ω setting		150			150	—	Ω
$t_{LTR}^{(33)}$	_			10		—	10	μs
$t_{LTD}^{(34)}$		4	_		4	_	—	μs
t _{LTD_manual} ⁽³⁵⁾		4			4	—		μs
$t_{LTR_LTD_manual}^{(36)}$		15			15	—	—	μs
Programmable ppm detector ⁽³⁷⁾	_		±62.5, 10	0, 125, 200, 2	50, 300, 500,	and 1000		ppm

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(31) The AC coupled $V_{ICM} = 700 \text{ mV}$ for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750 \text{ mV}$ for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.

 $^{(33)}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(34)}$ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

 $^{(35)}$ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR_LTD_manual}}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.



AV-51002 2017.02.10

Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			Unit	
Symbol/Description		Min	Тур	Max	Min	Тур	Max	Gint	
Run length	—	—	_	200	—		200	UI	
Programmable equaliza- tion AC and DC gain	AC gain setting = 0 to $3^{(38)}$ DC gain setting = 0 to 1	Refer to C Gain and Response G	TLE Respons DC Gain for at Data Rates ain for Arria	e at Data Rat Arria V GX, s ≤ 3.25 Gbps V GX, GT, S2	es > 3.25 Gbj GT, SX, and across Supp K, and ST De	ps across Sup ST Devices a orted AC Gai vices diagram	ported AC nd CTLE n and DC ns.	dB	

Table 1-23: Transmitter Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transceiver Speed Grade 4			Transceiver Speed Grade 6			– Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Supported I/O standards				1.5 V PC	ML			
Data rate	_	611		6553.6	611	_	3125	Mbps
V _{OCM} (AC coupled)	_	_	650	_		650	_	mV
V _{OCM} (DC coupled)	\leq 3.2Gbps ⁽³²⁾	670	700	730	670	700	730	mV
	85- Ω setting	_	85	_		85	_	Ω
Differential on-chip	100- Ω setting	—	100	—	_	100	_	Ω
termination resistors	120- Ω setting		120			120		Ω
	150-Ω setting	_	150	_		150	_	Ω
Intra-differential pair skew	TX V_{CM} = 0.65 V (AC coupled) and slew rate of 15 ps	—	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to- channel skew	×6 PMA bonded mode	_	_	180	_	—	180	ps

⁽³⁷⁾ The rate match FIFO supports only up to ±300 parts per million (ppm).
 ⁽³⁸⁾ The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.



Symbol/Description	Condition	Т	Unit			
Symbol/Description	Condition	Min Typ Max		Мах	Onit	
$t_{LTD_manual}^{(51)}$		4	_	_	μs	
t _{LTR_LTD_manual} ⁽⁵²⁾	_	15	_	—	μs	
Programmable ppm detector ⁽⁵³⁾	_	±62.5, 100, 125, 200, 250, 300, 500, and 1000			ppm	
Run length	_		_	200	UI	
Programmable equalization AC and DC gain	AC gain setting = 0 to $3^{(54)}$ DC gain setting = 0 to 1	Refer to CTLE and DC Gain Data Rates ≤	Response at Data R for Arria V GX, GT, 3.25 Gbps across Su GX, GT, SX, ar	Rates > 3.25 Gbps acr , SX, and ST Devices pported AC Gain an nd ST Devices diagra	oss Supported AC Gain and CTLE Response at d DC Gain for Arria V ums.	

Table 1-29: Transmitter Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Tran	sceiver Speed Gra	ide 3	Unit		
Symbol Description	Condition	Min Typ		Max	onit		
Supported I/O standards	1.5 V PCML						
Data rate (6-Gbps transceiver)	—	611		6553.6	Mbps		
Data rate (10-Gbps transceiver)	_	0.611		10.3125	Gbps		
V _{OCM} (AC coupled)	_		650		mV		
V _{OCM} (DC coupled)	\leq 3.2 Gbps ⁽⁴⁸⁾	670	700	730	mV		

⁽⁵³⁾ The rate match FIFO supports only up to ± 300 ppm.

⁽⁵⁴⁾ The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.



 $^{^{(51)}}$ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

⁽⁵²⁾ t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
Common Public Radio Interface (CPRI)	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII	4,915.2
	CPRI E60LVII	6,144
	CPRI E96LVIII ⁽⁶⁰⁾	9,830.4
Gbps Ethernet (GbE)	GbE 1250	1,250
	OBSAI 768	768
ODSAL	OBSAI 1536	1,536
ODSAI	OBSAI 3072	3,072
	OBSAI 6144	6,144
	SDI 270 SD	270
Serial digital interface (SDI)	SDI 1485 HD	1,485
	SDI 2970 3G	2,970



⁽⁶⁰⁾ You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		-3 speed grade	5	—	800 ⁽⁶¹⁾	MHz
f	Input clock fraguency	-4 speed grade	5		800 ⁽⁶¹⁾	MHz
IIN	input clock frequency	–5 speed grade	5	_	750 ⁽⁶¹⁾	MHz
		-6 speed grade	5		625(61)	MHz
f _{INPFD}	Integer input clock frequency to the phase frequency detector (PFD)	_	5	_	325	MHz
f _{fINPFD}	Fractional input clock frequency to the PFD		50	_	160	MHz
	PLL voltage-controlled oscillator (VCO) operating range	-3 speed grade	600	—	1600	MHz
f (62)		-4 speed grade	600	_	1600	MHz
IVCO		–5 speed grade	600		1600	MHz
f _{IN} I f _{INPFD} I f _{FINPFD} I f _{VCO} ⁽⁶²⁾ I t _{EINDUTY} I f _{OUT} I		-6 speed grade	600		1300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	_	40		60	%
		-3 speed grade	_	_	500 ⁽⁶³⁾	MHz
f	Output frequency for internal global or	-4 speed grade	—	—	500 ⁽⁶³⁾	MHz
LOUT	regional clock	-5 speed grade	_	_	500 ⁽⁶³⁾	MHz
		-6 speed grade	_	_	400 ⁽⁶³⁾	MHz



⁽⁶¹⁾ This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

⁽⁶²⁾ The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

⁽⁶³⁾ This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.

High-Speed I/O Specifications

Table 1-40: High-Speed I/O Specifications for Arria V Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block. When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

The Arria V devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

	Symbol	Condition	–I3, –C4		–I5, –C5			-C6			Unit	
3911001		Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{HSCLK_in} (inp Differential I	out clock frequency) True /O Standards	Clock boost factor W = 1 to $40^{(72)}$	5	_	800	5		750	5	_	625	MHz
f _{HSCLK_in} (input clock frequency) Single-Ended I/O Standards ⁽⁷³⁾		Clock boost factor W = 1 to $40^{(72)}$	5		625	5		625	5		500	MHz
f _{HSCLK_in} (input clock frequency) Single-Ended I/O Standards ⁽⁷⁴⁾		Clock boost factor W = 1 to $40^{(72)}$	5	_	420	5	_	420	5	—	420	MHz
f _{HSCLK_OUT} (output clock frequency)		_	5	_	625(75)	5	_	625(75)	5		500 ⁽⁷⁵⁾	MHz
Transmitter	True Differential I/O Standards - f _{HSDR} (data rate)	SERDES factor J =3 to $10^{(76)}$	(77)		1250	(77)		1250	(77)		1050	Mbps

⁽⁷³⁾ This applies to DPA and soft-CDR modes only.





⁽⁷²⁾ Clock boost factor (W) is the ratio between the input data rate and the input clock rate.

⁽⁷⁴⁾ This applies to non-DPA mode only.

⁽⁷⁵⁾ This is achieved by using the LVDS clock network.

 $^{^{(76)}}$ The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽⁷⁷⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

AV-51002 2017.02.10

Symbol	Condition	-I3, -C4		–I5, –C5			-C6			Unit	
Symbol	Condition	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Ome
	SERDES factor J ≥ 8 ⁽⁷⁶⁾⁽⁷⁸⁾ , LVDS TX with RX DPA	(77)		1600	(77)		1500	(77)	_	1250	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	(77)		(79)	(77)		(79)	(77)		(79)	Mbps
Emulated Differential I/ O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor $J = 4$ to $10^{(81)}$	(77)	_	945	(77)		945	(77)	_	945	Mbps
Emulated Differential I/ O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor $J = 4$ to $10^{(81)}$	(77)		200	(77)		200	(77)	_	200	Mbps
t _{x Jitter} -True Differential	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps			160			160		_	160	ps
	Total Jitter for Data Rate < 600 Mbps			0.1			0.1	_		0.1	UI



 $^{^{(78)}}$ The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}), provided you can close the design timing and the signal integrity simulation is clean.

⁽⁸⁰⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

⁽⁸¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Figure 1-18: NAND Address Latch Timing Diagram







I/O Standard Specifications

The V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL} , respectively.

Table 2-16: Single-Ended I/O Standards for Arria V GZ Devices

1/O Standard	V _{CCIO} (V)		V _{IL} (V)		V _{IH} (V)		V _{OL} (V) V _{OH} (V)		Ι (mΔ)	lou (mA)	
i/O Stanuaru	Min	Тур	Max	Min	Max	Min	Max	Мах	Min	10L (1114)	10H (111A)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} – 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V _{CCIO}	V _{CCIO} + 0.3	$0.25 imes V_{ m CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{\rm CCIO}$	0.65 × V _{CCIO}	V _{CCIO} + 0.3	$0.25 \times V_{ m CCIO}$	$0.75 \times V_{CCIO}$	2	-2

Table 2-17: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria V GZ Devices

I/O Standard	V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5 imes V_{ m CCIO}$	$0.51 imes V_{ m CCIO}$	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 imes V_{ m CCIO}$	0.51 × V _{CCIO}	$0.49 \times V_{CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	



2-28	Transmitter
------	-------------

Sumbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transceiver Speed Grade 3			Unit
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max	Onit
	85- Ω setting	—	85 ± 20%	_	_	85 ± 20%	—	Ω
Differential on-chip termination	100- Ω setting		100 ± 20%			100 ± 20%	_	Ω
resistors	120- Ω setting	—	120 ± 20%			120 ± 20%	_	Ω
	150-Ω setting	_	150 ± 20%			150 ± 20%	_	Ω
V _{OCM} (AC coupled)	0.65-V setting	—	650			650	_	mV
V _{OCM} (DC coupled)	_	—	650			650	—	mV
Intra-differential pair skew	Tx V _{CM} = 0.5 V and slew rate of 15 ps	—		15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	x6 PMA bonded mode			120			120	ps
Inter-transceiver block transmitter channel-to-channel skew	xN PMA bonded mode			500			500	ps

Related Information

Arria V Device Overview

For more information about device ordering codes.



Symbol	V _{OD} Setting	V _{OD} Value (mV)	V _{OD} Setting	V _{OD} Value (mV)
	15	300	47	940
	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
V_{OD} differential peak to peak typical	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260



Core Performance Specifications

Clock Tree Specifications

Table 2-33: Clock Tree Performance for Arria V GZ Devices

Symbol	Perfo	Unit		
зульог	C3, I3L	C4, I4	Onit	
Global and Regional Clock	650	580	MHz	
Periphery Clock	500	500	MHz	

PLL Specifications

Table 2-34: PLL Specifications for Arria V GZ Devices

Symbol	Parameter	Min	Тур	Мах	Unit
f (167)	Input clock frequency (C3, I3L speed grade)	5	—	800	MHz
IN	Input clock frequency (C4, I4 speed grade)	5	—	650	MHz
f _{INPFD}	Input frequency to the PFD	5	_	325	MHz
f _{FINPFD}	Fractional Input clock frequency to the PFD	50	_	160	MHz
f	PLL VCO operating range (C3, I3L speed grade)	600	_	1600	MHz
IVCO	PLL VCO operating range (C4, I4 speed grade)	600	—	1300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	40	_	60	%

⁽¹⁶⁷⁾ This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

⁽¹⁶⁸⁾ The VCO frequency reported by the Quartus II software in the **PLL Usage Summary** section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

Arria V GZ Device Datasheet



Symbol	Parameter	Min	Тур	Max	Unit
k _{VALUE}	Numerator of Fraction	128	8388608	2147483648	—
f _{RES}	Resolution of VCO frequency ($f_{INPFD} = 100 \text{ MHz}$)	390625	5.96	0.023	Hz

Related Information

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

DSP Block Specifications

Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

Mada	Performar	nce		Unit	
Mode	C3, I3L	C4	14	Onit	
Modes using One DSP Block					
Three 9 × 9	480	42	20	MHz	
One 18 × 18	480	420	420 400		
Two partial 18×18 (or 16×16)	480	420 400		MHz	
One 27 × 27	400	350		MHz	
One 36 × 18	400	350		MHz	
One sum of two 18×18 (One sum of two 16×16)	400	35	50	MHz	
One sum of square	400	35	50	MHz	
One 18×18 plus $36 (a \times b) + c$	400	35	50	MHz	
Modes using Two DSP Blocks					
Three 18 × 18	400	350		MHz	
One sum of four 18×18	380	300		MHz	



Number of DQS Delay Buffers	C3, I3L	C4, I4	Unit
4	120	128	ps

Memory Output Clock Jitter Specifications

Table 2-50: Memory Output Clock Jitter Specification for Arria V GZ Devices

The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.

The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.

The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

Clock Network	Parameter	Symbol	C3, I3L		C4, I4		Unit
			Min	Мах	Min	Мах	Offic
Regional	Clock period jitter	t _{JIT(per)}	-55	55	-55	55	ps
	Cycle-to-cycle period jitter	t _{JIT(cc)}	-110	110	-110	110	ps
	Duty cycle jitter	t _{JIT(duty)}	-82.5	82.5	-82.5	82.5	ps
Global	Clock period jitter	t _{JIT(per)}	-82.5	82.5	-82.5	82.5	ps
	Cycle-to-cycle period jitter	t _{JIT(cc)}	-165	165	-165	165	ps
	Duty cycle jitter	t _{JIT(duty)}	-90	90	-90	90	ps
PHY Clock	Clock period jitter	t _{JIT(per)}	-30	30	-35	35	ps
	Cycle-to-cycle period jitter	t _{JIT(cc)}	-60	60	-70	70	ps
	Duty cycle jitter	t _{JIT(duty)}	-45	45	-56	56	ps



Table 2-57: FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is >1

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1,506 (210)	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	—	1,506 (211)	μs
t _{CF2CK} ⁽²¹²⁾	nCONFIG high to first rising edge on DCLK	1,506	_	μs
t _{ST2CK} ⁽²¹²⁾	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	N-1/f _{DCLK} ⁽²¹³⁾		S
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$		S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency (FPP ×8/×16)	-	125	MHz
	DCLK frequency (FPP ×32)	—	100	MHz
t _R	Input rise time	—	40	ns
t _F	Input fall time	—	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽²¹⁴⁾	175	437	μs

⁽²¹⁰⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽²¹¹⁾ You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $^{(212)}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

 $^{(213)}$ N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.

⁽²¹⁴⁾ The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.

Arria V GZ Device Datasheet

Altera Corporation



Passive Serial Configuration Timing

Figure 2-10: PS Configuration Timing Waveform

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.



Related Information

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reconfiguration input for the ALTREMOTE_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reset_timer input for the ALTREMOTE_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

User Watchdog Internal Oscillator Frequency Specification

Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete placeand-route.

Related Information

Arria V Devices Documentation page

For the Excel-based I/O Timing spreadsheet

Arria V GZ Device Datasheet

Altera Corporation



⁽²²⁶⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

⁽²²⁷⁾ This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

Term	Definition		
	Single-Ended WaveformVODPositive Channel (p) = VOHVCMNegative Channel (n) = VOLGroundGround		
	Differential Waveform V_{0D} V_{0D} V_{0D} V_{0D}		
f _{HSCLK}	Left and right PLL input clock frequency.		
f _{HSDR}	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA.		
f _{hsdrdpa}	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA.		
J	High-speed I/O block—Deserialization factor (width of parallel data bus).		



