





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 3537 |
| Number of Logic Elements/Cells | 75000 |
| Total RAM Bits | 8666112 |
| Number of I/O | 416 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 896-BBGA, FCBGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxma1d4f31i5n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AV-51002 2017.02.10

| Symbol | Description | Condition (V) | Ca | Unit | | |
|--------------------------------------|---|---|------------|------------|------------|------|
| Symbol | Description | | | –I5, –C5 | -C6 | Onic |
| 60- Ω and 120- Ω R_T | Internal parallel termination with calibration (60- Ω and 120- Ω setting) | $V_{CCIO} = 1.2$ | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 25- $\Omega R_{S_left_shift}$ | Internal left shift series termination with calibration (25- $\Omega R_{S_left_shift}$ setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15 | ±15 | ±15 | % |

OCT Without Calibration Resistance Tolerance Specifications

Table 1-9: OCT Without Calibration Resistance Tolerance Specifications for Arria V Devices

This table lists the Arria V OCT without calibration resistance to PVT changes.

| Symbol | Description | Condition (V) | Re | sistanceToleran | Unit | |
|----------------------|--|------------------------------|----------|-----------------|------|-----|
| Symbol | | | -I3, -C4 | –I5, –C5 | -C6 | Ont |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 3.0, 2.5 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | V _{CCIO} = 1.8, 1.5 | ±30 | ±40 | ±40 | % |
| 25-Ω R _S | Internal series termination without calibration (25- Ω setting) | $V_{CCIO} = 1.2$ | ±35 | ±50 | ±50 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | V _{CCIO} = 1.8, 1.5 | ±30 | ±40 | ±40 | % |
| 50-Ω R _S | Internal series termination without calibration (50- Ω setting) | $V_{CCIO} = 1.2$ | ±35 | ±50 | ±50 | % |
| 100-Ω R _D | Internal differential termination (100- Ω setting) | $V_{CCIO} = 2.5$ | ±25 | ±40 | ±40 | % |



Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

| I/O Standard | V _{II} | _{-(DC)} (V) | V _{IH(D} | _{C)} (V) | V _{IL(AC)} (V) | V _{IH(AC)} (V) | V _{OL} (V) | V _{OH} (V) | I _{OL} ⁽¹⁴⁾ | I _{OH} ⁽¹⁴⁾ (mA) |
|---------------------|-----------------|--------------------------|--------------------------|-------------------|--------------------------|--------------------------|-------------------------|---------------------------|---------------------------------|--------------------------------------|
| i/O Stanuaru | Min | Мах | Min | Мах | Max | Min | Мах | Min | (mA) | IOH, (IIIIA) |
| SSTL-2 Class I | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | $V_{CCIO} + 0.3$ | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.608 | V _{TT} + 0.608 | 8.1 | -8.1 |
| SSTL-2 Class II | -0.3 | V _{REF} – 0.15 | V _{REF} + 0.15 | $V_{CCIO} + 0.3$ | V _{REF} – 0.31 | V _{REF} + 0.31 | V _{TT} – 0.81 | V _{TT} + 0.81 | 16.2 | -16.2 |
| SSTL-18 Class I | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | $V_{CCIO} + 0.3$ | V _{REF} – 0.25 | V _{REF} + 0.25 | V _{TT} – 0.603 | V _{TT} + 0.603 | 6.7 | -6.7 |
| SSTL-18 Class II | -0.3 | V _{REF} - 0.125 | V _{REF} + 0.125 | $V_{CCIO} + 0.3$ | V _{REF} – 0.25 | V _{REF} + 0.25 | 0.28 | V _{CCIO} – 0.28 | 13.4 | -13.4 |
| SSTL-15 Class I | _ | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{CCIO}$ | $0.8 \times V_{CCIO}$ | 8 | -8 |
| SSTL-15 Class II | — | V _{REF} – 0.1 | V _{REF} + 0.1 | | V _{REF} – 0.175 | V _{REF} + 0.175 | $0.2 \times V_{CCIO}$ | $0.8 \times V_{CCIO}$ | 16 | -16 |
| SSTL-135 | — | V_{REF} – 0.09 | $V_{REF} + 0.09$ | | V _{REF} – 0.16 | $V_{REF} + 0.16$ | $0.2 \times V_{CCIO}$ | $0.8 \times V_{\rm CCIO}$ | | — |
| SSTL-125 | — | $V_{REF} - 0.85$ | $V_{REF} + 0.85$ | | V _{REF} – 0.15 | $V_{REF} + 0.15$ | $0.2 \times V_{CCIO}$ | $0.8 \times V_{CCIO}$ | — | — |
| HSTL-18 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | _ | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| HSTL-18 Class II | | V _{REF} – 0.1 | V _{REF} + 0.1 | | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 16 | -16 |
| HSTL-15 Class I | | V _{REF} – 0.1 | V _{REF} + 0.1 | | V _{REF} – 0.2 | V _{REF} + 0.2 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |



⁽¹⁴⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

| Symbol/Description | Condition | Tran | sceiver Speed Gra | de 3 | Unit |
|--|-----------|------|-------------------|------|--------|
| Symbol/Description | Condition | Min | Тур | Max | Ont |
| | 10 Hz | — | — | -50 | dBc/Hz |
| | 100 Hz | | | -80 | dBc/Hz |
| Transmitter REFCLK phase noise ⁽⁴³⁾ | 1 KHz | | — | -110 | dBc/Hz |
| Hansmitter REFCLK phase hoise | 10 KHz | | | -120 | dBc/Hz |
| | 100 KHz | — | — | -120 | dBc/Hz |
| | ≥1 MHz | | | -130 | dBc/Hz |
| R _{REF} | | — | 2000 ±1% | — | Ω |

Table 1-27: Transceiver Clocks Specifications for Arria V GT and ST Devices

| Symbol/Description | Condition | Transceiver Speed Grade 3 | | | Unit | |
|--|----------------------|---------------------------|-----|-----|------|--|
| | Condition | Min | Тур | Max | Onit | |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 125 | _ | MHz | |
| Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency | — | 75 | — | 125 | MHz | |

Table 1-28: Receiver Specifications for Arria V GT and ST Devices

| Symbol/Description | Condition | Т | ransceiver Speed Gra | ade 3 | Unit |
|--|--|-----|----------------------|--------|------|
| | Contantion | Min | Тур | Max | Onit |
| Supported I/O Standards | 1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS | | | | |
| Data rate (6-Gbps transceiver) ⁽⁴⁴⁾ | — | 611 | — | 6553.6 | Mbps |


⁽⁴³⁾ The transmitter REFCLK phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10⁻¹², equivalent to 14 sigma.



⁽⁴⁴⁾ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain


Figure 1-2: Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices



Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation





DLL Frequency Range Specifications

Table 1-43: DLL Frequency Range Specifications for Arria V Devices

| Parameter | -I3, -C4 | -I5, -C5 | -C6 | Unit |
|-------------------------------|-----------|-----------|-----------|------|
| DLL operating frequency range | 200 - 667 | 200 - 667 | 200 - 667 | MHz |

DQS Logic Block Specifications

Table 1-44: DQS Phase Shift Error Specifications for DLL-Delayed Clock (t_{DOS PSERR}) for Arria V Devices

This error specification is the absolute maximum and minimum error.

| Number of DQS Delay Buffer | -I3, -C4 | –I5, –C5 | -C6 | Unit |
|----------------------------|----------|----------|-----|------|
| 2 | 40 | 80 | 80 | ps |



HPS JTAG Timing Specifications

| Symbol | Description | Min | Мах | Unit |
|-------------------------|--|-----|--------------------|------|
| t _{JCP} | TCK clock period | 30 | | ns |
| t _{JCH} | TCK clock high time | 14 | | ns |
| t _{JCL} | TCK clock low time | 14 | | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | | ns |
| t _{JPH} | JTAG port hold time | 5 | | ns |
| t _{JPCO} | JTAG port clock to output | | 12 ⁽⁹⁰⁾ | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 14 ⁽⁹⁰⁾ | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | _ | 14 ⁽⁹⁰⁾ | ns |

Table 1-62: HPS JTAG Timing Parameters and Values for Arria V Devices

Configuration Specifications

This section provides configuration specifications and timing for Arria V devices.

POR Specifications

Table 1-63: Fast and Standard POR Delay Specification for Arria V Devices

| POR Delay | Minimum | Maximum | Unit |
|-----------|---------|--------------------|------|
| Fast | 4 | 12 ⁽⁹¹⁾ | ms |

⁽⁹⁰⁾ A 1-ns adder is required for each V_{CCIO_HPS} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO_HPS} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

⁽⁹¹⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.



1-76 FPGA JTAG Configuration Timing

| POR Delay | Minimum | Maximum | Unit |
|-----------|---------|---------|------|
| Standard | 100 | 300 | ms |

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

FPGA JTAG Configuration Timing

Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

| Symbol | Description | Min | Мах | Unit |
|-------------------------|--|--------------------------------|--------------------|------|
| t _{JCP} | TCK clock period | 30, 167 ⁽⁹²⁾ | _ | ns |
| t _{JCH} | TCK clock high time | 14 | | ns |
| t _{JCL} | TCK clock low time | 14 | | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | | ns |
| t _{JPH} | JTAG port hold time | 5 | | ns |
| t _{JPCO} | JTAG port clock to output | | 12 ⁽⁹³⁾ | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 14 ⁽⁹³⁾ | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | _ | 14 ⁽⁹³⁾ | ns |



⁽⁹²⁾ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

⁽⁹³⁾ A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

FPP Configuration Timing when DCLK-to-DATA[] >1

Table 1-67: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices

Use these timing parameters when you use the decompression and design security features.

| Symbol | Parameter | Minimum | Maximum | Unit |
|-------------------------------------|--|------------------------------|----------------------|------|
| t _{CF2CD} | nconfig low to conf_done low | — | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μs |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1506 ⁽⁹⁸⁾ | μs |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | | 1506 ⁽⁹⁹⁾ | μs |
| t _{CF2CK} ⁽¹⁰⁰⁾ | nCONFIG high to first rising edge on DCLK | 1506 | _ | μs |
| t _{ST2CK} ⁽¹⁰⁰⁾ | nSTATUS high to first rising edge of DCLK | 2 | _ | μs |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | $N - 1/f_{\rm DCLK}^{(101)}$ | _ | s |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f _{MAX} | DCLK frequency (FPP ×8/ ×16) | _ | 125 | MHz |
| t _R | Input rise time | — | 40 | ns |
| t _F | Input fall time | _ | 40 | ns |
| t _{CD2UM} | CONF_DONE high to user mode ⁽¹⁰²⁾ | 175 | 437 | μs |

⁽⁹⁸⁾ This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



⁽⁹⁹⁾ This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

 $^{^{(100)}}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽¹⁰¹⁾ N is the DCLK-to-DATA[] ratio and f_{DCLK} is the DCLK frequency of the system.

⁽¹⁰²⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

1-80 AS Configuration Timing

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|---|---------|--------|
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLк period | _ | |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × CLKUSR period) | | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

AS Configuration Timing

Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|---|---------|--------|
| t _{CO} | DCLK falling edge to the AS_DATA0/ASDO output | | 2 | ns |
| t _{SU} | Data setup time before the falling edge on DCLK | 1.5 | _ | ns |
| t _{DH} | Data hold time after the falling edge on DCLK | 0 | | ns |
| t _{CD2UM} | CONF_DONE high to user mode | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × Clkusr period) | | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |



1-82 PS Configuration Timing

| Symbol | Parameter | Minimum | Maximum | Unit |
|-------------------------------------|---|---|---------|--------|
| $t_{CF2CK}^{(105)}$ | nCONFIG high to first rising edge on DCLK | 1506 | _ | μs |
| t _{ST2CK} ⁽¹⁰⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | | μs |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f _{MAX} | DCLK frequency | - | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode ⁽¹⁰⁶⁾ | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times \text{maximum DCLK period}$ | | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (T _{init} × Clkusr period) | _ | |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | — | Cycles |

Related Information

PS Configuration Timing

Provides the PS configuration timing waveform.



 $^{^{(105)}}$ If <code>nstatus</code> is monitored, follow the t_{ST2CK} specification. If <code>nstatus</code> is not monitored, follow the t_{CF2CK} specification.

⁽¹⁰⁶⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Remote System Upgrades

Table 1-74: Remote System Upgrade Circuitry Timing Specifications for Arria V Devices

| Parameter | Minimum | Unit | |
|---|---------|------|--|
| t _{RU_nCONFIG} ⁽¹¹⁰⁾ | 250 | ns | |
| t _{RU_nRSTIMER} ⁽¹¹¹⁾ | 250 | ns | |

Related Information

- **Remote System Upgrade State Machine** Provides more information about configuration reset (RU_CONFIG) signal.
- User Watchdog Timer Provides more information about reset_timer (RU_nRSTIMER) signal.

User Watchdog Internal Oscillator Frequency Specifications

Table 1-75: User Watchdog Internal Oscillator Frequency Specifications for Arria V Devices

| Parameter | Minimum | Typical | Maximum | Unit |
|---|---------|---------|---------|------|
| User watchdog internal oscillator frequency | 5.3 | 7.9 | 12.5 | MHz |

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O timing and the Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.





⁽¹¹⁰⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

⁽¹¹¹⁾ This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

| Term | Definition |
|----------------------------|---|
| t _{FALL} | Signal high-to-low transition time (80–20%) |
| t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input |
| t _{OUTPJ_IO} | Period jitter on the GPIO driven by a PLL |
| t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL |
| t _{RISE} | Signal low-to-high transition time (20–80%) |
| Timing Unit Interval (TUI) | The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/$ (Receiver Input Clock Frequency Multiplication Factor) = t_C/w) |
| V _{CM(DC)} | DC common mode input voltage. |
| V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| V _{IH(AC)} | High-level AC input voltage |
| V _{IH(DC)} | High-level DC input voltage |
| V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| V _{IL(AC)} | Low-level AC input voltage |
| V _{IL(DC)} | Low-level DC input voltage |
| V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. |
| V _{SWING} | Differential input voltage |
| V _X | Input differential cross point voltage |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation

1-96 Document Revision History

| Date | Version | Changes |
|-----------|------------|---|
| June 2015 | 2015.06.16 | • Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table: |
| | | True RSDS output standard: data rates of up to 360 Mbps |
| | | True mini-LVDS output standard: data rates of up to 400 Mbps |
| | | Added note in the condition for Transmitter—Emulated Differential I/O Standards f_{HSDR} data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported. |
| | | Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash. |
| | | Updated T _h location in I ² C Timing Diagram. |
| | | Updared T _{wp} location in NAND Address Latch Timing Diagram. |
| | | Corrected the unit for t_{DH} from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices table. |
| | | • Updated the maximum value for t _{CO} from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices table. |
| | | • Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter. |
| | | FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1 |
| | | FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1 |
| | | AS Configuration Timing Waveform |
| | | PS Configuration Timing Waveform |



| Date | Version | Changes |
|--------------|------------|--|
| January 2015 | 2015.01.30 | • Updated the description for V _{CC_AUX_SHARED} to "HPS auxiliary power supply" in the following tables: |
| | | Absolute Maximum Ratings for Arria V Devices HPS Power Supply Operating Conditions for Arria V SX and ST Devices Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification. Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design. |
| | | Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz. Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade). Changed the symbol for HPS PLL input jitter divide value from NR to N. Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables: |
| | | SPI Master Timing Requirements for Arria V Devices SPI Slave Timing Requirements for Arria V Devices Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board. Added HPS JTAG timing specifications. Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V. Updated the value in the V_{ICM} (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table. |



2-2 Absolute Maximum Ratings

Lower number refers to faster speed grade.

L = Low power devices.

| Transceiver Speed Grade | Core Speed Grade | | | | |
|-------------------------|------------------|-----|-----|-----|--|
| | C3 | C4 | I3L | 14 | |
| 2 | Yes | _ | Yes | - | |
| 3 | | Yes | | Yes | |

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Arria V GZ devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions other than those listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 2-2: Absolute Maximum Ratings for Arria V GZ Devices

| Symbol | Description | Minimum | Maximum | Unit |
|-----------------------|--|---------|---------|------|
| V _{CC} | Power supply for core voltage and periphery circuitry | -0.5 | 1.35 | V |
| V _{CCPT} | Power supply for programmable power technology | -0.5 | 1.8 | V |
| V _{CCPGM} | Power supply for configuration pins | -0.5 | 3.9 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | -0.5 | 3.4 | V |
| V _{CCBAT} | Battery back-up power supply for design security volatile key register | -0.5 | 3.9 | V |
| V _{CCPD} | I/O pre-driver power supply | -0.5 | 3.9 | V |
| V _{CCIO} | I/O power supply | -0.5 | 3.9 | V |
| V _{CCD_FPLL} | PLL digital power supply | -0.5 | 1.8 | V |
| V _{CCA_FPLL} | PLL analog power supply | -0.5 | 3.4 | V |



Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

| Symbol/Description | Conditions | Transceiver Speed Grade 2 Transceiver Speed Grade 3 | | | | ed Grade 3 | Unit | |
|---|------------|---|-----|-------|---------|------------|---------|------|
| Symbol/Description | Conditions | Min | Тур | Max | Min Typ | | Мах | |
| Supported data range | — | 600 | | 12500 | 600 | _ | 10312.5 | Mbps |
| t _{pll_powerdown} ⁽¹⁵³⁾ | _ | 1 | _ | | 1 | | — | μs |
| t _{pll_lock} ⁽¹⁵⁴⁾ | _ | | — | 10 | _ | | 10 | μs |

Related Information

Arria V Device Overview

For more information about device ordering codes.

ATX PLL

Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

Altera Corporation



 $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width. (153)

⁽¹⁵⁴⁾ $t_{\text{pll} \text{ lock}}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

| Symbol/Description | Conditions | Transceiver Speed Grade 2 | | Transceiver Speed Grade 3 | | | - Unit | |
|---|---------------------------|---------------------------|-----|---------------------------|------|-----|---------|------|
| Symbol/Description | Conditions | Min | Тур | Max | Min | Тур | Max | Onit |
| | VCO post-divider L = 2 | 8000 | | 12500 | 8000 | _ | 10312.5 | Mbps |
| Supported data rate range | L = 4 | 4000 | | 6600 | 4000 | | 6600 | Mbps |
| | $L = 8^{(155)}$ | 2000 | | 3300 | 2000 | _ | 3300 | Mbps |
| t _{pll_powerdown} ⁽¹⁵⁶⁾ | _ | 1 | | | 1 | | | μs |
| t _{pll_lock} ⁽¹⁵⁷⁾ | | | | 10 | _ | | 10 | μs |

Related Information

- Arria V Device Overview For more information about device ordering codes.
- Transceiver Clocking in Arria V Devices For more information about clocking ATX PLLs.
- **Dynamic Reconfiguration in Arria V Devices** For more information about reconfiguring ATX PLLs.

Fractional PLL

Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



⁽¹⁵⁵⁾ This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

 $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width.

⁽¹⁵⁷⁾ $t_{pll \ lock}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

AV-51002 2017.02.10

| Symbol | Parameter | Min | Тур | Мах | Unit |
|--|--|------|-----|--|-----------|
| t _{INCCJ} ⁽¹⁷¹⁾ , ⁽¹⁷²⁾ | Input clock cycle-to-cycle jitter ($f_{REF} \ge 100 \text{ MHz}$) | — | _ | 0.15 | UI (p-p) |
| 'INCCJ , , , , , | Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$) | -750 | | +750 | ps (p-p) |
| (173) | Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| t _{OUTPJ_DC} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz) | _ | | 17.5 | mUI (p-p) |
| t(173) | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | | $250^{(176)}, \\ 175^{(174)}$ | ps (p-p) |
| t _{FOUTPJ_DC} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | _ | _ | $25^{(176)},$ 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |
| (173) | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| t _{OUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f _{OUT} < 100 MHz) | _ | | 17.5 | mUI (p-p) |
| . (173) | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾ | ps (p-p) |
| t _{FOUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$) | | | $25^{(176)}, \\ 17.5^{(174)}$ | mUI (p-p) |

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.



⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

| Number of DQS Delay Buffers | C3, I3L | C4, I4 | Unit |
|-----------------------------|---------|--------|------|
| 4 | 120 | 128 | ps |

Memory Output Clock Jitter Specifications

Table 2-50: Memory Output Clock Jitter Specification for Arria V GZ Devices

The clock jitter specification applies to the memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a PHY, regional, or global clock network as specified. Altera recommends using PHY clock networks whenever possible.

The clock jitter specification applies to the memory output clock pins clocked by an integer PLL.

The memory output clock jitter is applicable when an input jitter of 30 ps peak-to-peak is applied with bit error rate (BER) -12, equivalent to 14 sigma.

| Clock Network | Parameter | Symbol | C3, I3L | | C4 | Unit | |
|---------------|------------------------------|------------------------|---------|------|-------|------|------|
| CIOCK NELWOIK | ralameter | Symbol | Min | Мах | Min | Мах | Onit |
| | Clock period jitter | t _{JIT(per)} | -55 | 55 | -55 | 55 | ps |
| Regional | Cycle-to-cycle period jitter | t _{JIT(cc)} | -110 | 110 | -110 | 110 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| | Clock period jitter | t _{JIT(per)} | -82.5 | 82.5 | -82.5 | 82.5 | ps |
| Global | Cycle-to-cycle period jitter | t _{JIT(cc)} | -165 | 165 | -165 | 165 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | -90 | 90 | -90 | 90 | ps |
| PHY Clock | Clock period jitter | t _{JIT(per)} | -30 | 30 | -35 | 35 | ps |
| | Cycle-to-cycle period jitter | t _{JIT(cc)} | -60 | 60 | -70 | 70 | ps |
| | Duty cycle jitter | t _{JIT(duty)} | -45 | 45 | -56 | 56 | ps |



Table 2-60: PS Timing Parameters for Arria V GZ Devices

| Symbol | Parameter | Minimum | Maximum | Unit |
|-----------------------------|---|---|-------------|------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | — | 600 | ns |
| t _{CF2ST0} | nCONFIG low to nSTATUS low | _ | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | | μs |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1,506 (217) | μs |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | _ | 1,506 (218) | μs |
| t _{CF2CK} (219) | nCONFIG high to first rising edge on DCLK | 1,506 | _ | μs |
| t _{ST2CK} (219) | nSTATUS high to first rising edge of DCLK | 2 | | μs |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 	imes 1/f_{MAX}$ | | s |
| t _{CL} | DCLK low time | $0.45 	imes 1/f_{MAX}$ | — | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | | s |
| f _{MAX} | DCLK frequency | _ | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode ⁽²²⁰⁾ | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times \text{maximum DCLK}$ period | | |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (8576 × CLKUSR period) ⁽²²¹⁾ | _ | |

⁽²¹⁷⁾ This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



⁽²¹⁸⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽²¹⁹⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽²²⁰⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.