
E·XFL

Intel - 5AGXMA1D6F27C6N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Detuns	
Product Status	Obsolete
Number of LABs/CLBs	3537
Number of Logic Elements/Cells	75000
Total RAM Bits	8666112
Number of I/O	336
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma1d6f27c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Transceiver Power Supply Operating Conditions

Table 1-4: Transceiver Power Supply Operating Conditions for Arria V Device	es
---	----

Symbol	Description	Minimum ⁽⁵⁾	Typical	Maximum ⁽⁵⁾	Unit
V _{CCA_GXBL}	Transceiver high voltage power (left side)	2.375	2.500	2.625	V
V _{CCA_GXBR}	Transceiver high voltage power (right side)	2.373	2.300	2.025	v
V _{CCR_GXBL}	GX and SX speed grades—receiver power (left side)	1.08/1.12	1.1/1.15 ⁽⁶⁾	1.14/1.18	V
V _{CCR_GXBR}	GX and SX speed grades—receiver power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V _{CCR_GXBL}	GT and ST speed grades—receiver power (left side)	1.17	1.20	1.23	V
V _{CCR_GXBR}	GT and ST speed grades—receiver power (right side)	1.17 1.20		1.23	v
V _{CCT_GXBL}	GX and SX speed grades—transmitter power (left side)	1.08/1.12	1.1/1.15 ⁽⁶⁾	1.14/1.18	V
V _{CCT_GXBR}	GX and SX speed grades—transmitter power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V _{CCT_GXBL}	GT and ST speed grades—transmitter power (left side)	1.17	1.20	1.23	V
V _{CCT_GXBR}	GT and ST speed grades—transmitter power (right side)	1.17	1.20	1.23	v
V _{CCH_GXBL}	Transmitter output buffer power (left side)	1.425	1.500	1.575	V
V _{CCH_GXBR}	Transmitter output buffer power (right side)	1.423	1.300	1.373	v

⁽⁵⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁶⁾ For data rate <=3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.



Figure 1-1: Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left(1 + \left(\frac{dR}{dT} \times \Delta T \right) \pm \left(\frac{dR}{dV} \times \Delta V \right) \right)$$

The definitions for the equation are as follows:

- The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO}.
- R_{SCAL} is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.
- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 1-10: OCT Variation after Power-Up Calibration for Arria V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0°C to 85°C.

Symbol	Description	V _{CCIO} (V)	Value	Unit
		3.0	0.100	
		2.5	0.100	
	OCT variation with voltage without recalibration	1.8	0.100	
dR/dV		1.5	0.100	%/mV
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	



Symbol	Description	Maximum	Unit
I _{XCVR-RX (DC)}	DC current per transceiver receiver (RX) pin	50	mA

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

Symbol	Description	Condition (V) ⁽¹¹⁾	Value ⁽¹²⁾	Unit	
	RPUValue of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.VV	$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ	
			$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
		$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ	
D		$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ	
Кру		$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ	
		$V_{CCIO} = 1.35 \pm 5\%$	25	kΩ	
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ	
		$V_{CCIO} = 1.2 \pm 5\%$	25	kΩ	

Related Information

Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.



⁽¹⁰⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $^{^{(11)}}$ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.

⁽¹²⁾ Valid with $\pm 10\%$ tolerances to cover changes over PVT.

Symbol/Description	Condition	Transceiver Speed Grade 4		Transceiver Speed Grade 6			Linit	
	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Inter-transceiver block transmitter channel-to- channel skew ⁽³⁹⁾	×N PMA bonded mode	_	_	500	_	_	500	ps

Table 1-24: CMU PLL Specifications for Arria V GX and SX Devices

Symbol/Description	Transceiver Speed Grade 4		Transceiver S	peed Grade 6	Unit	
Symbol/Description	Min	Мах	Min	Мах	Onit	
Supported data range	611	6553.6	611	3125	Mbps	
fPLL supported data range	611	3125	611	3125	Mbps	

Table 1-25: Transceiver-FPGA Fabric Interface Specifications for Arria V GX and SX Devices

Symbol/Description -	Transceiver Spee	ed Grade 4 and 6	Unit	
Symbol/Description	Min	Мах	Unit	
Interface speed (single-width mode)	25	187.5	MHz	
Interface speed (double-width mode)	25	163.84	MHz	

Related Information

- CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain on page 1-35
- CTLE Response at Data Rates \leq 3.25 Gbps across Supported AC Gain and DC Gain on page 1-36
- Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines Provides more information about the power supply connection for different data rates.



⁽³⁹⁾ This specification is only applicable to channels on one side of the device across two transceiver banks.

1-44	PLL Specifications
------	--------------------

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f_{IN}		-3 speed grade	5	_	800 ⁽⁶¹⁾	MHz
	Input clock frequency	-4 speed grade	5	_	800 ⁽⁶¹⁾	MHz
	input clock frequency	-5 speed grade	5	_	750 ⁽⁶¹⁾	MHz
		-6 speed grade	5	_	625 ⁽⁶¹⁾	MHz
f _{INPFD}	Integer input clock frequency to the phase frequency detector (PFD)		5	_	325	MHz
f _{FINPFD}	Fractional input clock frequency to the PFD	_	50	_	160	MHz
		-3 speed grade	600	_	1600	MHz
f _{VCO} ⁽⁶²⁾	PLL voltage-controlled oscillator	-4 speed grade	600	_	1600	MHz
IVCO	(VCO) operating range	-5 speed grade	600	_	1600	MHz
		-6 speed grade	600	_	1300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	_	40	_	60	%
		-3 speed grade	_	_	500 ⁽⁶³⁾	MHz
f	Output frequency for internal global or	-4 speed grade	_	_	500 ⁽⁶³⁾	MHz
f _{OUT}	regional clock	-5 speed grade	_	-	500 ⁽⁶³⁾	MHz
		-6 speed grade	_	_	400 ⁽⁶³⁾	MHz



⁽⁶¹⁾ This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

⁽⁶²⁾ The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

⁽⁶³⁾ This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
t (67)(71)	Period jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_		175	ps (p-p)
t _{CASC_OUTPJ_DC} ⁽⁶⁷⁾⁽⁷¹⁾	in cascaded PLLs	F _{OUT} < 100 MHz	_		17.5	mUI (p-p)
t _{DRIFT}	Frequency drift after PFDENA is disabled for a duration of 100 μs		_	_	±10	%
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	_	8	24	32	bits
k _{VALUE}	Numerator of fraction		128	8388608	2147483648	
f _{RES}	Resolution of VCO frequency	$f_{INPFD} = 100 \text{ MHz}$	390625	5.96	0.023	Hz

Related Information

Memory Output Clock Jitter Specifications on page 1-57

Provides more information about the external memory interface clock output jitter specifications.

- Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz
- Downstream PLL: Downstream PLL BW > 2 MHz



⁽⁷¹⁾ The cascaded PLL specification is only applicable with the following conditions:

Memory Output Clock Jitter Specifications

Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10^{-12} , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network	Symbol	-I3,	-C4	–15,	-C5	-(6	Unit
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Ont
Clock period jitter	PHYCLK	t _{JIT(per)}	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t _{JIT(cc)}	6	3	9	0	9	4	ps

OCT Calibration Block Specifications

Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks			20	MHz
T _{OCTCAL}	Number of octus RCLK clock cycles required for R_S OCT/ R_T OCT calibration		1000		Cycles
T _{OCTSHIFT}	Number of octusrclk clock cycles required for oct code to shift out		32		Cycles
T _{RS_RT}	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT	_	2.5	_	ns



Figure 1-9: SPI Master Timing Diagram




Table 1-53: SPI Slave Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T _{clk}	CLK clock period	20		ns
T _s	MOSI Setup time	5		ns
T _h	MOSI Hold time	5		ns
T _{suss}	Setup time SPI_SS valid before first clock edge	8		ns
T _{hss}	Hold time SPI_SS valid after last clock edge	8		ns
T _d	MISO output delay		6	ns



1-82 PS Configuration Timing

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CK}^{(105)}$	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK} ⁽¹⁰⁵⁾	nSTATUS high to first rising edge of DCLK	2		μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5		ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$		S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$		S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency	-	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽¹⁰⁶⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK period}$		_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} × Clkusr period)	_	
T _{init}	Number of clock cycles required for device initialization	8,576	—	Cycles

Related Information

PS Configuration Timing

Provides the PS configuration timing waveform.



 $^{^{(105)}}$ If <code>nstatus</code> is monitored, follow the t_{ST2CK} specification. If <code>nstatus</code> is not monitored, follow the t_{CF2CK} specification.

⁽¹⁰⁶⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Remote System Upgrades

Table 1-74: Remote System Upgrade Circuitry Timing Specifications for Arria V Devices

Parameter	Minimum	Unit		
t _{RU_nCONFIG} ⁽¹¹⁰⁾	250	ns		
t _{RU_nRSTIMER} ⁽¹¹¹⁾	250	ns		

Related Information

- **Remote System Upgrade State Machine** Provides more information about configuration reset (RU_CONFIG) signal.
- User Watchdog Timer Provides more information about reset_timer (RU_nRSTIMER) signal.

User Watchdog Internal Oscillator Frequency Specifications

Table 1-75: User Watchdog Internal Oscillator Frequency Specifications for Arria V Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O timing and the Quartus Prime Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.





⁽¹¹⁰⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

⁽¹¹¹⁾ This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification.

1-96 Document Revision History

Date	Version	Changes
June 2015	2015.06.16	• Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table:
		True RSDS output standard: data rates of up to 360 Mbps
		True mini-LVDS output standard: data rates of up to 400 Mbps
		 Added note in the condition for Transmitter—Emulated Differential I/O Standards f_{HSDR} data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.
		Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.
		Updated T _h location in I ² C Timing Diagram.
		Updared T _{wp} location in NAND Address Latch Timing Diagram.
		 Corrected the unit for t_{DH} from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices table.
		• Updated the maximum value for t _{CO} from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices table.
		• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1
		• FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1
		AS Configuration Timing Waveform
		PS Configuration Timing Waveform



Date	Version	Changes
June 2012	2.0	 Updated for the Quartus II software v12.0 release: Restructured document. Updated "Supply Current and Power Consumption" section. Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52. Added Table 22, Table 23, and Table 33. Added Figure 1–1 and Figure 1–2. Added "Initialization" and "Configuration Files" sections.
February 2012	1.3	 Updated Table 2–1. Updated Transceiver-FPGA Fabric Interface rows in Table 2–20. Updated V_{CCP} description.
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	 Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36. Added Table 2–5. Added Figure 2–4.
August 2011	1.0	Initial release.





This document covers the electrical and switching characteristics for Arria V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

Related Information

Arria V Device Overview

For information regarding the densities and packages of devices in the Arria V GZ family.

Electrical Characteristics

Operating Conditions

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in -3 (fastest) and -4 core speed grades. Industrial devices are offered in -3L and -4 core speed grades. Arria V GZ devices are offered in -2 and -3 transceiver speed grades.

Table 2-1: Commercial and Industrial Speed Grade Offering for Arria V GZ Devices

C = Commercial temperature grade; I = Industrial temperature grade.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





AV-51002 2017.02.10

Symbol/Description	Conditions	eiver Speed (Grade 2	Transceiver Speed Grade 3			Unit	
Symbol/Description		Min	Тур	Max	Min	Тур	Max	Onic
	100 Hz	—	—	-70		—	-70	dBc/Hz
	1 kHz		_	-90			-90	dBc/Hz
Transmitter REFCLK Phase Noise (622 MHz) ⁽¹⁴¹⁾	10 kHz		_	-100			-100	dBc/Hz
	100 kHz		_	-110			-110	dBc/Hz
	≥1 MHz		_	-120			-120	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁴²⁾	10 kHz to 1.5 MHz (PCIe)		_	3			3	ps (rms)
R _{REF}	—		1800 ±1%			1800 ±1%		Ω

Related Information

Arria V Device Overview

For more information about device ordering codes.

Transceiver Clocks

Table 2-23: Transceiver Clocks Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

Altera Corporation



 $^{^{(141)}}$ To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20 *log(f/622).

⁽¹⁴²⁾ To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz \times 100/f.

Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Мах	Onit
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t _{pll_powerdown} ⁽¹⁵³⁾	_	1	_		1	_		μs
t _{pll_lock} ⁽¹⁵⁴⁾	_		—	10	_		10	μs

Related Information

Arria V Device Overview

For more information about device ordering codes.

ATX PLL

Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

Altera Corporation



 $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width. (153)

⁽¹⁵⁴⁾ $t_{\text{pll} \text{ lock}}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

AV-51002 2017.02.10

Symbol	Conditions	C3, I3L			C4, I4			Unit
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max	Onic
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards ⁽¹⁷⁹⁾	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	625	5		525	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5		625	5	_	525	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	420	5	_	420	MHz
f _{HSCLK_OUT} (output clock frequency)	_	5	_	625 (181)	5	—	525 (181)	MHz

Transmitter High-Speed I/O Specifications

Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



 $^{^{(179)}\,}$ This only applies to DPA and soft-CDR modes.

⁽¹⁸⁰⁾ Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

⁽¹⁸¹⁾ This is achieved by using the LVDS clock network.

Table 2-55: DCLK-to-DATA[] Ratio for Arria V GZ Devices

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×8	Disabled	Enabled	1
FFF X0	Enabled	Disabled	2
	Enabled	Enabled	2
	Disabled	Disabled	1
FPP ×16	Disabled	Enabled	2
111 ×10	Enabled	Disabled	4
	Enabled	Enabled	4
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
111 / 52	Enabled	Disabled	8
	Enabled	Enabled	8





FPP Configuration Timing when DCLK to DATA[] > 1

Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1,

t_{CF2ST1} tcfg ;↔ nCONFIG ŤĊF2CK nSTATUS (3) 🕳 tstatus tCF2ST0 CONF_DONE (4) TCL tCH tsT2CK ŤĊF2CD (8) DCLK (6) (7) 1 2 ••• r 2 ••• r 1 \mathbf{D} (5) tCLK DATA[31..0] (8) Word 0 Word User Mode Word 3 • • • Word (n-1) tDH tDH tpsy High-Z User I/O User Mode INIT DONE (9) tCD2UM

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.

Notes:

- 1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- 4. After power-up, before and during configuration, CONF_DONE is low.
- 5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31.0] pins prior to sending the first DCLK rising edge.
- 8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 9. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.





2-70 Remote System Upgrades Circuitry Timing Specification

Table 2-62: Uncompressed .rbf Sizes for Arria V GZ Devices

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits) (223)	
Arria V GZ	E1	137,598,880	562,208	
	E3	137,598,880	562,208	
	E5	213,798,880	561,760	
	E7	213,798,880	561,760	

Table 2-63: Minimum Configuration Time Estimation for Arria V GZ Devices

Variant	Member Code	Active Serial ⁽²²⁴⁾			Fast Passive Parallel ⁽²²⁵⁾		
		Width	DCLK (MHz)	Min Config Time (ms)	Width	DCLK (MHz)	Min Config Time (ms)
Arria V GZ	E1	4	100	344	32	100	43
	E3	4	100	344	32	100	43
	E5	4	100	534	32	100	67
	E7	4	100	534	32	100	67

Remote System Upgrades Circuitry Timing Specification

Table 2-64: Remote System Upgrade Circuitry Timing Specifications

Parameter	Minimum	Maximum	Unit	
t _{RU_nCONFIG} ⁽²²⁶⁾	250	—	ns	
t _{RU_nRSTIMER} ⁽²²⁷⁾	250	_	ns	

⁽²²³⁾ The IOCSR **.rbf** size is specifically for the Configuration via Protocol (CvP) feature.

⁽²²⁴⁾ DCLK frequency of 100 MHz using external CLKUSR.

(225) Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



Glossary

Table 2-68: Glossary

