# E·XFL

#### Intel - 5AGXMA3D4F27C4N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | 7362   |
| Number of Logic Elements/Cells | 156000   |
| Total RAM Bits                 | 11746304   |
| Number of I/O                  | 336  |
| Number of Gates                |  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 672-BBGA, FCBGA  |
| Supplier Device Package        | 672-FBGA (27x27)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxma3d4f27c4n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Arria V GX, GT, SX, and ST Device Datasheet



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria® V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in -C4 (fastest), -C5, and -C6 speed grades. Industrial grade devices are offered in the -I3 and -I5 speed grades.

#### **Related Information**

#### Arria V Device Overview

Provides more information about the densities and packages of devices in the Arria V family.

## **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Arria V devices.

## **Operating Conditions**

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.

#### **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

<sup>©</sup> 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





#### Table 1-21: Transceiver Clocks Specifications for Arria V GX and SX Devices

| Symbol/Description  | Condition            | Transceiver Speed Grade 4 |     |     | Transceiver Speed Grade 6 |     |     | Unit |
|---|----------------------|---------------------------|-----|-----|---------------------------|-----|-----|------|
| Symbol/Description  | Condition            | Min                       | Тур | Max | Min                       | Тур | Max | onit |
| fixedclk clock frequency  | PCIe Receiver Detect | _                         | 125 | _   | _                         | 125 | _   | MHz  |
| Transceiver Reconfigura-<br>tion Controller IP (mgmt_<br>clk_clk) clock frequency | _                    | 75                        | _   | 125 | 75                        | _   | 125 | MHz  |

### Table 1-22: Receiver Specifications for Arria V GX and SX Devices

| Symbol/Description  | Condition | eiver Speed G | iver Speed Grade 4 |             | Transceiver Speed Grade 6 |        |      |      |
|---|-----------|---------------|--------------------|-------------|---------------------------|--------|------|------|
| symbol/Description  | Condition | Min           | Тур                | Max         | Min                       | Тур    | Max  | Onit |
| Supported I/O standards   |           | 1             | .5 V PCML,         | 2.5 V PCML, | LVPECL, an                | d LVDS |      |      |
| Data rate <sup>(28)</sup>   |           | 611           | —                  | 6553.6      | 611                       | —      | 3125 | Mbps |
| Absolute $V_{MAX}$ for a receiver pin <sup>(29)</sup>   | _         |               | _                  | 1.2         |                           | —      | 1.2  | V    |
| Absolute V <sub>MIN</sub> for a receiver pin  | _         | -0.4          | _                  |             | -0.4                      | —      | —    | V    |
| Maximum peak-to-peak<br>differential input voltage<br>V <sub>ID</sub> (diff p-p) before device<br>configuration | _         | _             |                    | 1.6         |                           | _      | 1.6  | V    |
| Maximum peak-to-peak<br>differential input voltage<br>V <sub>ID</sub> (diff p-p) after device<br>configuration  | _         | _             | _                  | 2.2         |                           | _      | 2.2  | V    |



 <sup>&</sup>lt;sup>(28)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
 <sup>(29)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

#### Table 1-31: Transceiver-FPGA Fabric Interface Specifications for Arria V GT and ST Devices

| Symbol/Description                  | Transceiver S | peed Grade 3                                | Unit |
|-------------------------------------|---------------|---|------|
| Symbol Description                  | Min           | Max   | ont  |
| Interface speed (PMA direct mode)   | 50            | 153.6 <sup>(56)</sup> , 161 <sup>(57)</sup> | MHz  |
| Interface speed (single-width mode) | 25            | 187.5                                       | MHz  |
| Interface speed (double-width mode) | 25            | 163.84                                      | MHz  |

**Related Information** 

- CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain on page 1-35
- CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain on page 1-36



<sup>&</sup>lt;sup>(56)</sup> The maximum frequency when core transceiver local routing is selected.

<sup>&</sup>lt;sup>(57)</sup> The maximum frequency when core transceiver network routing (GCLK, RCLK, or PCLK) is selected.

| Protocol   | Sub-protocol | Data Rate (Mbps) |
|--|--------------|------------------|
|  | SONET 155    | 155.52           |
| SONET  | SONET 622    | 622.08           |
|  | SONET 2488   | 2,488.32         |
|  | GPON 155     | 155.52           |
| Gigabit-canable passive optical network (GPON)   | GPON 622     | 622.08           |
| Gigable-capable passive optical network (GI OIV) | GPON 1244    | 1,244.16         |
|  | GPON 2488    | 2,488.32         |
| QSGMII   | QSGMII 5000  | 5,000            |

## **Core Performance Specifications**

## **Clock Tree Specifications**

#### Table 1-35: Clock Tree Specifications for Arria V Devices

| Paramotor                       |          | Performance |     | Unit |
|---------------------------------|----------|-------------|-----|------|
| Falameter                       | -I3, -C4 | –I5, –C5    | -C6 | omt  |
| Global clock and Regional clock | 625      | 625         | 525 | MHz  |
| Peripheral clock                | 450      | 400         | 350 | MHz  |

## **PLL Specifications**

#### Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.



#### Figure 1-7: Timing Diagram for oe and dyn\_term\_ctrl Signals



#### **Duty Cycle Distortion (DCD) Specifications**

#### Table 1-47: Worst-Case DCD on Arria V I/O Pins

The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

| Symbol            | -I3, | -C4 | -C5, -I5 |     | -(  | 6   | Unit |  |
|-------------------|------|-----|----------|-----|-----|-----|------|--|
| Symbol            | Min  | Max | Min      | Max | Min | Max | Ont  |  |
| Output Duty Cycle | 45   | 55  | 45       | 55  | 45  | 55  | %    |  |

## **HPS Specifications**

This section provides HPS specifications and timing for Arria V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS\_nRST and HPS\_nPOR) are six clock cycles of HPS\_CLK1.



#### **HPS PLL Input Jitter**

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period × Divide value (N) × 0.02

#### Table 1-50: Examples of Maximum Input Jitter

| Input Reference Clock Period | Divide Value (N) | Maximum Jitter | Unit |
|------------------------------|------------------|----------------|------|
| 40 ns                        | 1                | 0.8            | ns   |
| 40 ns                        | 2                | 1.6            | ns   |
| 40 ns                        | 4                | 3.2            | ns   |

## **Quad SPI Flash Timing Characteristics**

#### Table 1-51: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices

| Symbol                 | Description  | Min  | Тур                      | Max  | Unit |
|------------------------|--|------|--------------------------|--|------|
| F <sub>clk</sub>       | SCLK_OUT clock frequency (External clock)          | _    | _                        | 108  | MHz  |
| T <sub>qspi_clk</sub>  | QSPI_CLK clock period (Internal reference clock)   | 2.32 |                          |  | ns   |
| T <sub>dutycycle</sub> | SCLK_OUT duty cycle                                | 45   |                          | 55   | %    |
| T <sub>dssfrst</sub>   | Output delay QSPI_SS valid before first clock edge |      | 1/2 cycle of<br>SCLK_OUT |  | ns   |
| T <sub>dsslst</sub>    | Output delay QSPI_SS valid after last clock edge   | -1   |                          | 1  | ns   |
| T <sub>dio</sub>       | I/O data output delay                              | -1   |                          | 1  | ns   |
| T <sub>din_start</sub> | Input data valid start                             |      |                          | $(2 + R_{delay}) \times T_{qspi\_clk} - 7.52^{(85)}$ | ns   |



## FPP Configuration Timing when DCLK-to-DATA[] >1

#### Table 1-67: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices

Use these timing parameters when you use the decompression and design security features.

| Symbol                              | Parameter                                    | Minimum                      | Maximum              | Unit |
|-------------------------------------|--|------------------------------|----------------------|------|
| t <sub>CF2CD</sub>                  | nCONFIG low to CONF_DONE low                 | _                            | 600                  | ns   |
| t <sub>CF2ST0</sub>                 | nconfig low to nstatus low                   | —                            | 600                  | ns   |
| t <sub>CFG</sub>                    | nCONFIG low pulse width                      | 2                            |                      | μs   |
| t <sub>STATUS</sub>                 | nSTATUS low pulse width                      | 268                          | 1506 <sup>(98)</sup> | μs   |
| t <sub>CF2ST1</sub>                 | nCONFIG high to nSTATUS high                 | _                            | 1506 <sup>(99)</sup> | μs   |
| t <sub>CF2CK</sub> <sup>(100)</sup> | nCONFIG high to first rising edge on DCLK    | 1506                         | _                    | μs   |
| t <sub>ST2CK</sub> <sup>(100)</sup> | nSTATUS high to first rising edge of DCLK    | 2                            |                      | μs   |
| t <sub>DSU</sub>                    | DATA[] setup time before rising edge on DCLK | 5.5                          | _                    | ns   |
| t <sub>DH</sub>                     | DATA[] hold time after rising edge on DCLK   | $N - 1/f_{\rm DCLK}^{(101)}$ |                      | S    |
| t <sub>CH</sub>                     | DCLK high time                               | $0.45 	imes 1/f_{MAX}$       |                      | S    |
| t <sub>CL</sub>                     | DCLK low time                                | $0.45 	imes 1/f_{ m MAX}$    |                      | S    |
| t <sub>CLK</sub>                    | DCLK period                                  | 1/f <sub>MAX</sub>           |                      | S    |
| f <sub>MAX</sub>                    | DCLK frequency (FPP ×8/ ×16)                 | _                            | 125                  | MHz  |
| t <sub>R</sub>                      | Input rise time                              | —                            | 40                   | ns   |
| t <sub>F</sub>                      | Input fall time                              | _                            | 40                   | ns   |
| t <sub>CD2UM</sub>                  | CONF_DONE high to user mode <sup>(102)</sup> | 175                          | 437                  | μs   |

<sup>(98)</sup> This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(99)</sup> This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

 $<sup>^{(100)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>&</sup>lt;sup>(101)</sup> N is the DCLK-to-DATA[] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.

<sup>&</sup>lt;sup>(102)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

|                                     |             |       | Active Seria | <b> </b> (108)                       | Fast Passive Parallel <sup>(109)</sup> |            |                                    |  |
|-------------------------------------|-------------|-------|--------------|--------------------------------------|--|------------|------------------------------------|--|
| Variant<br>Arria V GX<br>Arria V GT | Member Code | Width | DCLK (MHz)   | Minimum Configura-<br>tion Time (ms) | Width                                  | DCLK (MHz) | Minimum Configuration Time<br>(ms) |  |
|                                     | A1          | 4     | 100          | 178                                  | 16                                     | 125        | 36                                 |  |
|                                     | A3          | 4     | 100          | 178                                  | 16                                     | 125        | 36                                 |  |
|                                     | A5          | 4     | 100          | 255                                  | 16                                     | 125        | 51                                 |  |
| Arria V CV                          | A7          | 4     | 100          | 255                                  | 16                                     | 125        | 51                                 |  |
| Allia V GA                          | B1          | 4     | 100          | 344                                  | 16                                     | 125        | 69                                 |  |
|                                     | В3          | 4     | 100          | 344                                  | 16                                     | 125        | 69                                 |  |
|                                     | B5          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
|                                     | B7          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
|                                     | C3          | 4     | 100          | 178                                  | 16                                     | 125        | 36                                 |  |
| Amia V CT                           | C7          | 4     | 100          | 255                                  | 16                                     | 125        | 51                                 |  |
| Allia v GI                          | D3          | 4     | 100          | 344                                  | 16                                     | 125        | 69                                 |  |
|                                     | D7          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| Arria V SV                          | В3          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| AIIIa V SA                          | B5          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| Arria V ST                          | D3          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| AIIIa v SI                          | D5          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |

**Related Information Configuration Files** on page 1-83

(108) DCLK frequency of 100 MHz using external CLKUSR.
 (109) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

AV-51002 2017.02.10

The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

#### **Related Information**

#### Arria V I/O Timing Spreadsheet

Provides the Arria V Excel-based I/O timing spreadsheet.

## Programmable IOE Delay

| Parameter <sup>(112</sup> | Available | Available               | Available  | Available  | Available | Available | Available | Available    | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Available | Minimum | Fast Model |  | Slow Model |  |  |  |  | llait |
|---------------------------|-----------|-------------------------|------------|------------|-----------|-----------|-----------|--------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|---------|------------|--|------------|--|--|--|--|-------|
| )                         | Settings  | Offset <sup>(113)</sup> | Industrial | Commercial | -C4       | -C5       | -C6       | - <b>I</b> 3 | -15       |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |         |            |  |            |  |  |  |  |       |
| D1                        | 32        | 0                       | 0.508      | 0.517      | 0.870     | 1.063     | 1.063     | 0.872        | 1.057     | ns        |           |           |           |           |           |           |           |           |           |           |           |           |           |           |         |            |  |            |  |  |  |  |       |
| D3                        | 8         | 0                       | 1.763      | 1.795      | 2.999     | 3.496     | 3.571     | 3.031        | 3.643     | ns        |           |           |           |           |           |           |           |           |           |           |           |           |           |           |         |            |  |            |  |  |  |  |       |
| D4                        | 32        | 0                       | 0.508      | 0.518      | 0.869     | 1.063     | 1.063     | 1.063        | 1.057     | ns        |           |           |           |           |           |           |           |           |           |           |           |           |           |           |         |            |  |            |  |  |  |  |       |
| D5                        | 32        | 0                       | 0.508      | 0.517      | 0.870     | 1.063     | 1.063     | 0.872        | 1.057     | ns        |           |           |           |           |           |           |           |           |           |           |           |           |           |           |         |            |  |            |  |  |  |  |       |

#### Table 1-76: I/O element (IOE) Programmable Delay for Arria V Devices

## Programmable Output Buffer Delay

#### Table 1-77: Programmable Output Buffer Delay for Arria V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Quartus Prime software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.



<sup>&</sup>lt;sup>(112)</sup> You can set this value in the Quartus Prime software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.

<sup>&</sup>lt;sup>(113)</sup> Minimum offset does not include the intrinsic delay.

| Date          | Version | Changes   |
|---------------|---------|---|
| June 2012     | 2.0     | <ul> <li>Updated for the Quartus II software v12.0 release:</li> <li>Restructured document.</li> <li>Updated "Supply Current and Power Consumption" section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added "Initialization" and "Configuration Files" sections.</li> </ul> |
| February 2012 | 1.3     | <ul> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated V<sub>CCP</sub> description.</li> </ul>   |
| December 2011 | 1.2     | Updated Table 2–1 and Table 2–3.  |
| November 2011 | 1.1     | <ul> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>   |
| August 2011   | 1.0     | Initial release.  |



| Symbol            | Description                    | Condition    | Minimum <sup>(114)</sup> | Typical | Maximum <sup>(114)</sup> | Unit |
|-------------------|--------------------------------|--------------|--------------------------|---------|--------------------------|------|
| VI                | DC input voltage               | _            | -0.5                     | _       | 3.6                      | V    |
| Vo                | Output voltage                 |              | 0                        |         | V <sub>CCIO</sub>        | V    |
| <br>Т_            | Operating junction temperature | Commercial   | 0                        |         | 85                       | °C   |
| IJ                | Operating junction temperature | Industrial   | -40                      | _       | 100                      | °C   |
| t                 | Power supply ramp time         | Standard POR | 200 µs                   | _       | 100 ms                   |      |
| <sup>L</sup> RAMP |                                | Fast POR     | 200 µs                   | —       | 4 ms                     | —    |

#### **Recommended Transceiver Power Supply Operating Conditions**

#### Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

| Symbol                                   | Description                                       | Minimum <sup>(118)</sup> | Typical | Maximum <sup>(118)</sup> | Unit |  |
|--|---|--------------------------|---------|--------------------------|------|--|
| V <sub>CCA_GXBL</sub>                    | Transceiver channel DLL nevver supply (left side) | 2.85                     | 3.0     | 3.15                     | v    |  |
| (119), (120)                             | Transceiver channel PLL power supply (left side)  | 2.375                    | 2.5     | 2.625                    |      |  |
| V <sub>CCA</sub>                         | Transceiver channel DL newer supply (right side)  | 2.85                     | 3.0     | 3.15                     | V    |  |
| GXBR <sup>(119)</sup> , <sup>(120)</sup> | Transceiver channel PLL power supply (fight side) | 2.375                    | 2.5     | 2.625                    | v    |  |
| V <sub>CCHIP_L</sub>                     | Transceiver hard IP power supply (left side)      | 0.82                     | 0.85    | 0.88                     | V    |  |
| V <sub>CCHSSI_L</sub>                    | Transceiver PCS power supply (left side)          | 0.82                     | 0.85    | 0.88                     | V    |  |
| V <sub>CCHSSI_R</sub>                    | Transceiver PCS power supply (right side)         | 0.82                     | 0.85    | 0.88                     | V    |  |

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(118)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(120)</sup> When using ATX PLLs, the supply must be 3.0 V.



<sup>(119)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

AV-51002 2017.02.10

|                         | V <sub>IL(D</sub> | <sub>C)</sub> (V)           | V <sub>IH(DC</sub>          | <sub>_)</sub> (V)           | V <sub>IL(AC)</sub> (V)  | V <sub>IH(AC)</sub> (V)  | V <sub>OL</sub> (V)       | V <sub>OH</sub> (V)         | Ι (ma Δ)             | I (m A)              |
|-------------------------|-------------------|-----------------------------|-----------------------------|-----------------------------|--------------------------|--------------------------|---------------------------|-----------------------------|----------------------|----------------------|
| i/O Standard            | Min               | Max                         | Min                         | Max                         | Max                      | Min                      | Max                       | Min                         | i <sub>ol</sub> (mA) | I <sub>oh</sub> (MA) |
| SSTL-18<br>Class II     | -0.3              | V <sub>REF</sub> –<br>0.125 | V <sub>REF</sub><br>+ 0.125 | V <sub>CCIO</sub><br>+ 0.3  | V <sub>REF</sub> – 0.25  | V <sub>REF</sub> + 0.25  | 0.28                      | V <sub>CCIO</sub> –<br>0.28 | 13.4                 | -13.4                |
| SSTL-15<br>Class I      | —                 | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | —                           | V <sub>REF</sub> – 0.175 | V <sub>REF</sub> + 0.175 | $0.2 \times V_{ m CCIO}$  | $0.8 \times V_{ m CCIO}$    | 8                    | -8                   |
| SSTL-15<br>Class II     | _                 | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | —                           | V <sub>REF</sub> – 0.175 | V <sub>REF</sub> + 0.175 | $0.2 \times V_{ m CCIO}$  | $0.8 \times V_{ m CCIO}$    | 16                   | -16                  |
| SSTL-135<br>Class I, II | _                 | V <sub>REF</sub> –<br>0.09  | V <sub>REF</sub> + 0.09     | —                           | V <sub>REF</sub> – 0.16  | V <sub>REF</sub> + 0.16  | 0.2 * V <sub>CCIO</sub>   | 0.8 * V <sub>CCIO</sub>     | _                    | -                    |
| SSTL-125<br>Class I, II | _                 | V <sub>REF</sub> –<br>0.85  | V <sub>REF</sub> + 0.85     | _                           | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | 0.2 * V <sub>CCIO</sub>   | 0.8 * V <sub>CCIO</sub>     | _                    | _                    |
| SSTL-12<br>Class I, II  | _                 | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | —                           | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | 0.2 * V <sub>CCIO</sub>   | 0.8 * V <sub>CCIO</sub>     | —                    | _                    |
| HSTL-18<br>Class I      |                   | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | —                           | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 0.4                       | $V_{\rm CCIO}$ – 0.4        | 8                    | -8                   |
| HSTL-18<br>Class II     |                   | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | —                           | V <sub>REF</sub> – 0.2   | V <sub>REF</sub> + 0.2   | 0.4                       | $V_{\rm CCIO}$ – 0.4        | 16                   | -16                  |
| HSTL-15<br>Class I      | _                 | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | _                           | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 0.4                       | V <sub>CCIO</sub> – 0.4     | 8                    | -8                   |
| HSTL-15<br>Class II     | _                 | V <sub>REF</sub> – 0.1      | V <sub>REF</sub> + 0.1      | —                           | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 0.4                       | V <sub>CCIO</sub> – 0.4     | 16                   | -16                  |
| HSTL-12<br>Class I      | -0.15             | V <sub>REF</sub> –<br>0.08  | V <sub>REF</sub> + 0.08     | V <sub>CCIO</sub><br>+ 0.15 | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | $0.25 \times V_{ m CCIO}$ | $0.75 \times V_{ m CCIO}$   | 8                    | -8                   |
| HSTL-12<br>Class II     | -0.15             | V <sub>REF</sub> –<br>0.08  | V <sub>REF</sub> + 0.08     | V <sub>CCIO</sub><br>+ 0.15 | V <sub>REF</sub> – 0.15  | V <sub>REF</sub> + 0.15  | $0.25 \times V_{ m CCIO}$ | $0.75 \times V_{ m CCIO}$   | 16                   | -16                  |
| HSUL-12                 | —                 | V <sub>REF</sub> –<br>0.13  | V <sub>REF</sub> + 0.13     | _                           | V <sub>REF</sub> - 0.22  | $V_{REF}$ + 0.22         | $0.1 \times V_{CCIO}$     | $0.9 \times V_{CCIO}$       | _                    | _                    |

Arria V GZ Device Datasheet

Altera Corporation



| Symbol/Description                          | Conditions                | Transceiver Speed Grade 2 |     |       | Transo | Unit |         |      |
|---|---------------------------|---------------------------|-----|-------|--------|------|---------|------|
| Symbol/Description                          | Conditions                | Min                       | Тур | Мах   | Min    | Тур  | Мах     |      |
|   | VCO post-divider<br>L = 2 | 8000                      |     | 12500 | 8000   | _    | 10312.5 | Mbps |
| Supported data rate range                   | L = 4                     | 4000                      | _   | 6600  | 4000   | _    | 6600    | Mbps |
|   | $L = 8^{(155)}$           | 2000                      | _   | 3300  | 2000   | _    | 3300    | Mbps |
| t <sub>pll_powerdown</sub> <sup>(156)</sup> | _                         | 1                         | —   | _     | 1      | _    |         | μs   |
| t <sub>pll_lock</sub> <sup>(157)</sup>      | _                         | _                         | _   | 10    |        | _    | 10      | μs   |

#### **Related Information**

- Arria V Device Overview For more information about device ordering codes.
- Transceiver Clocking in Arria V Devices For more information about clocking ATX PLLs.
- **Dynamic Reconfiguration in Arria V Devices** For more information about reconfiguring ATX PLLs.

#### **Fractional PLL**

#### Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



<sup>(155)</sup> This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

 $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.

<sup>(157)</sup>  $t_{pll \ lock}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

t<sub>ARESET</sub>

| Symbol                   | Parameter   | Min | Тур | Max | Unit |
|--------------------------|---|-----|-----|-----|------|
| f                        | Output frequency for an internal global or regional clock (C3, I3L speed grade)                                 | _   | _   | 650 | MHz  |
| OUT                      | Output frequency for an internal global or regional clock (C4, I4 speed grade)                                  | _   |     | 580 | MHz  |
| f (169)                  | Output frequency for an external clock output (C3, I3L speed grade)   | _   | _   | 667 | MHz  |
| LOUT_EXT                 | Output frequency for an external clock output (C4, I4 speed grade)  | _   | _   | 533 | MHz  |
| toutduty                 | Duty cycle for a dedicated external clock output (when set to 50%)  | 45  | 50  | 55  | %    |
| t <sub>FCOMP</sub>       | External feedback clock compensation time   | —   |     | 10  | ns   |
| f <sub>DYCONFIGCLK</sub> | Dynamic configuration clock for mgmt_clk and scanclk  | _   | _   | 100 | MHz  |
| t <sub>LOCK</sub>        | Time required to lock from the end-of-device configuration or deassertion of areset                             |     | _   | 1   | ms   |
| t <sub>DLOCK</sub>       | Time required to lock dynamically (after switchover<br>or reconfiguring any non-post-scale counters/<br>delays) | —   | —   | 1   | ms   |
|                          | PLL closed-loop low bandwidth   | _   | 0.3 |     | MHz  |
| f <sub>CLBW</sub>        | PLL closed-loop medium bandwidth  | —   | 1.5 |     | MHz  |
|                          | PLL closed-loop high bandwidth (170)  | _   | 4   |     | MHz  |
| t <sub>PLL_PSERR</sub>   | Accuracy of PLL phase shift   | _   | _   | ±50 | ps   |

10

\_\_\_\_

\_

Minimum pulse width on the areset signal





ns

 $<sup>^{(169)}</sup>$  This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.

<sup>&</sup>lt;sup>(170)</sup> High bandwidth PLL settings are not supported in external feedback mode.

#### Figure 2-4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate ≥ 1.25 Gbps



LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

#### Table 2-45: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate ≥ 1.25 Gbps

| Jitter Free | Sinusoidal Jitter (UI) |        |
|-------------|------------------------|--------|
| F1          | 10,000                 | 25.000 |
| F2          | 17,565                 | 25.000 |
| F3          | 1,493,000              | 0.350  |
| F4          | 50,000,000             | 0.350  |





#### Non DPA Mode High-Speed I/O Specifications

#### Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

| Symbol          | Conditions - | C3, I3L |     |     |     | Unit |     |      |
|-----------------|--------------|---------|-----|-----|-----|------|-----|------|
| Symbol          |              | Min     | Тур | Max | Min | Тур  | Max | Unit |
| Sampling Window | —            | _       |     | 300 | _   |      | 300 | ps   |



#### FPP Configuration Timing when DCLK to DATA[] > 1

#### Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1,

t<sub>CF2ST1</sub> tcfg ;↔ nCONFIG ŤĊF2CK nSTATUS (3) 🕳 tstatus tCF2ST0 CONF\_DONE (4) TCL tCH tsT2CK ŤĊF2CD (8) DCLK (6) (7) 1 2 ••• r 2 ••• r 1  $\mathbf{D}$ (5) tCLK DATA[31..0] (8) Word 0 Word User Mode Word 3 • • • Word (n-1) tDH tDH tpsy High-Z User I/O User Mode INIT DONE (9) tCD2UM

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.

#### Notes:

- 1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- 4. After power-up, before and during configuration, CONF\_DONE is low.
- 5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31.0] pins prior to sending the first DCLK rising edge.
- 8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 9. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.





#### 2-64 FPP Configuration Timing when DCLK to DATA[] > 1

| Symbol              | Parameter   | Minimum  | Maximum | Unit |
|---------------------|---|--|---------|------|
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | $4 \times \text{maximum DCLK}$ period                              | _       | —    |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> +<br>(8576 × CLKUSR<br>period) <sup>(215)</sup> |         | _    |

#### **Related Information**

- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 2-57
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





<sup>&</sup>lt;sup>(215)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

#### **Related Information**

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

## Initialization

#### Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

| Initialization Clock Source | Configuration Schemes | Maximum Frequency (MHz) | Minimum Number of Clock Cycles |
|-----------------------------|-----------------------|-------------------------|--------------------------------|
| Internal Oscillator         | AS, PS, FPP           | 12.5                    |                                |
| GI KILOD (222)              | PS, FPP               | 125                     | 9576                           |
| CLKUSR (222)                | AS                    | 100                     | 8370                           |
| DCLK                        | PS, FPP               | 125                     |                                |

## **Configuration Files**

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Arria V GZ Device Datasheet

**Altera Corporation** 



<sup>&</sup>lt;sup>(221)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>(222)</sup> To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

| Term               | Definition   |
|--------------------|--|
| V <sub>OCM</sub>   | Output common mode voltage—The common mode of the differential signal at the transmitter.  |
| V <sub>OD</sub>    | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| V <sub>SWING</sub> | Differential input voltage   |
| V <sub>X</sub>     | Input differential cross point voltage   |
| V <sub>OX</sub>    | Output differential cross point voltage  |
| W                  | High-speed I/O block—clock boost factor  |

## **Document Revision History**

| Date          | Version    | Changes  |
|---------------|------------|--|
| February 2017 | 2017.02.10 | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1" table.</li> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK to DATA[] Ratio is 1" table.</li> </ul>   |
|               |            | <ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices" table.</li> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "PS Timing Parameters for Arria V GZ Devices" table.</li> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices" table.</li> </ul> |

