

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 7362 |
| Number of Logic Elements/Cells | 156000 |
| Total RAM Bits | 11746304 |
| Number of I/O | 336 |
| Number of Gates | - |
| Voltage - Supply | 1.12V ~ 1.18V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 672-BBGA, FCBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxma3d4f27i3 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

| | 1- |
|---|-----|
| Electrical Characteristics | |
| Operating Conditions | |
| Switching Characteristics | 1-2 |
| Transceiver Performance Specifications | 1-2 |
| Core Performance Specifications | |
| Periphery Performance | |
| HPS Specifications | |
| Configuration Specifications | 1-7 |
| POR Specifications | 1-7 |
| FPGA JTAG Configuration Timing | |
| FPP Configuration Timing | |
| AS Configuration Timing | 1-8 |
| DCLK Frequency Specification in the AS Configuration Scheme | 1-8 |
| PS Configuration Timing | |
| Initialization | 1-8 |
| Configuration Files | 1-8 |
| Minimum Configuration Time Estimation | 1-8 |
| Remote System Upgrades | 1-8 |
| User Watchdog Internal Oscillator Frequency Specifications | 1-8 |
| I/O Timing | 1-8 |
| Programmable IOE Delay | 1-8 |
| Programmable Output Buffer Delay | 1-8 |
| Glossary | 1-8 |
| Document Revision History | 1-9 |

| Symbol | Description | Minimum ⁽⁵⁾ | Typical | Maximum ⁽⁵⁾ | Unit | |
|-----------------------|---|------------------------|------------------|------------------------|----------|--|
| V_{CCL_GXBL} | GX and SX speed grades—clock network power (left side) | 1.08/1.12 | $1.1/1.15^{(6)}$ | 1.14/1.18 | V | |
| V _{CCL_GXBR} | GX and SX speed grades—clock network power (right side) | 1.00/1.12 | 1.1/1.13 | 1.14/1.10 | v | |
| V _{CCL_GXBL} | GT and ST speed grades—clock network power (left side) | 1.17 | 1.20 | 1.23 | V | |
| V _{CCL_GXBR} | GT and ST speed grades—clock network power (right side) | 1.17 | 1.20 | 1.23 | v | |

Related Information

Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the power supply connection for different data rates.

HPS Power Supply Operating Conditions

Table 1-5: HPS Power Supply Operating Conditions for Arria V SX and ST Devices

This table lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria V Devices table for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.

| Symbol | Description | Condition | Minimum ⁽⁷⁾ | Typical | Maximum ⁽⁷⁾ | Unit |
|---------------------|--|--------------------|------------------------|---------|------------------------|------|
| | HPS core | -C4, -I5, -C5, -C6 | 1.07 | 1.1 | 1.13 | V |
| V _{CC_HPS} | voltage and periphery circuitry power supply | -I3 | 1.12 | 1.15 | 1.18 | V |

⁽⁵⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



⁽⁷⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

| Symbol | Description | V _{CCIO} (V) | Value | Unit |
|--------|--|-----------------------|-------|------|
| | | 3.0 | 0.189 | |
| | | 2.5 | 0.208 | |
| | OCT variation with temperature without recalibration | 1.8 | 0.266 | |
| dR/dT | | 1.5 | 0.273 | %/°C |
| | | 1.35 | 0.200 | |
| | | 1.25 | 0.200 | |
| | | 1.2 | 0.317 | |

Pin Capacitance

Table 1-11: Pin Capacitance for Arria V Devices

| Symbol | Description | Maximum | Unit |
|---------------------|--|---------|------|
| C_{IOTB} | Input capacitance on top/bottom I/O pins | 6 | pF |
| C_{IOLR} | Input capacitance on left/right I/O pins | 6 | pF |
| C_{OUTFB} | Input capacitance on dual-purpose clock output/feedback pins | 6 | pF |
| C _{IOVREF} | Input capacitance on V _{REF} pins | 48 | pF |

Hot Socketing

Table 1-12: Hot Socketing Specifications for Arria V Devices

| Symbol | Description | Maximum | Unit |
|---------------------------|---|-------------------|------|
| I _{IOPIN (DC)} | DC current per I/O pin | 300 | μΑ |
| I _{IOPIN (AC)} | AC current per I/O pin | 8 ⁽¹⁰⁾ | mA |
| I _{XCVR-TX (DC)} | DC current per transceiver transmitter (TX) pin | 100 | mA |

Arria V GX, GT, SX, and ST Device Datasheet

| Symbol | Description | Maximum | Unit |
|---------------------------|--|---------|------|
| I _{XCVR-RX} (DC) | DC current per transceiver receiver (RX) pin | 50 | mA |

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

| Symbol | Description | Condition (V) ⁽¹¹⁾ | Value ⁽¹²⁾ | Unit |
|--------|---|----------------------------------|-----------------------|------|
| | | $V_{CCIO} = 3.3 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 3.0 \pm 5\%$ | 25 | kΩ |
| | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option. | $V_{CCIO} = 2.5 \pm 5\%$ | 25 | kΩ |
| P | | $V_{CCIO} = 1.8 \pm 5\%$ | 25 | kΩ |
| КрО | | $V_{CCIO} = 1.5 \pm 5\%$ | 25 | kΩ |
| | | $V_{\text{CCIO}} = 1.35 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 1.25 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 1.2 \pm 5\%$ | 25 | kΩ |

Related Information

Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

Arria V GX, GT, SX, and ST Device Datasheet

The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $^{^{(11)}}$ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

⁽¹²⁾ Valid with ±10% tolerances to cover changes over PVT.

| Combal/Daggrintian | Condition | Transceiver Speed Grade 4 | | | Transceiver Speed Grade 6 | | | 1124 |
|--|---------------------------|---------------------------|---|-----|---------------------------|----------------------------------|-----|------|
| Symbol/Description | Condition | Min | Тур | Max | Min | Тур | Max | Unit |
| Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾ | _ | 100 | _ | _ | 100 | _ | _ | mV |
| V _{ICM} (AC coupled) | _ | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | _ | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | _ | mV |
| V _{ICM} (DC coupled) | ≤ 3.2Gbps ⁽³²⁾ | 670 | 700 | 730 | 670 | 700 | 730 | mV |
| | 85- Ω setting | _ | 85 | _ | _ | 85 | _ | Ω |
| Differential on-chip | 100- $Ω$ setting | _ | 100 | _ | _ | 100 | _ | Ω |
| termination resistors | 120- $Ω$ setting | _ | 120 | _ | _ | 120 | _ | Ω |
| | 150- Ω setting | _ | 150 | _ | _ | 150 | _ | Ω |
| t _{LTR} ⁽³³⁾ | _ | _ | _ | 10 | _ | _ | 10 | μs |
| t _{LTD} ⁽³⁴⁾ | _ | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTD_manual} (35) | _ | 4 | _ | _ | 4 | _ | _ | μs |
| t _{LTR_LTD_manual} (36) | _ | 15 | _ | _ | 15 | _ | _ | μs |
| Programmable ppm detector ⁽³⁷⁾ | _ | | ±62.5, 100, 125, 200, 250, 300, 500, and 1000 | | | | | ppm |

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.



The AC coupled $V_{ICM} = 700$ mV for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750$ mV for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.

 $^{^{(33)}}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.


⁽³⁴⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

Figure 1-3: CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices





For example, when V_{OD} = 800 mV, the corresponding V_{OD} value setting is 40. The following conditions show that the 1st post tap pre-emphasis setting = 2 is valid:

- $|B| + |C| \le 60 \Rightarrow 40 + 2 = 42$
- $|B| |C| > 5 \Rightarrow 40 2 = 38$
- $(V_{MAX}/V_{MIN} 1)\% < 600\% \rightarrow (42/38 1)\% = 10.52\%$

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria V HSSI HSPICE models.

Table 1-33: Transmitter Pre-Emphasis Levels for Arria V Devices


| Quartus Prime 1st | | Quartus Prime V _{OD} Setting | | | | | | |
|-----------------------------------|-------------|---------------------------------------|-------------|-------------|-------------|-------------|--------------|------|
| Post Tap Pre- Emphasis Setting | 10 (200 mV) | 20 (400 mV) | 30 (600 mV) | 35 (700 mV) | 40 (800 mV) | 45 (900 mV) | 50 (1000 mV) | Unit |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | dB |
| 1 | 1.97 | 0.88 | 0.43 | 0.32 | 0.24 | 0.19 | 0.13 | dB |
| 2 | 3.58 | 1.67 | 0.95 | 0.76 | 0.61 | 0.5 | 0.41 | dB |
| 3 | 5.35 | 2.48 | 1.49 | 1.2 | 1 | 0.83 | 0.69 | dB |
| 4 | 7.27 | 3.31 | 2 | 1.63 | 1.36 | 1.14 | 0.96 | dB |
| 5 | _ | 4.19 | 2.55 | 2.1 | 1.76 | 1.49 | 1.26 | dB |
| 6 | _ | 5.08 | 3.11 | 2.56 | 2.17 | 1.83 | 1.56 | dB |
| 7 | _ | 5.99 | 3.71 | 3.06 | 2.58 | 2.18 | 1.87 | dB |
| 8 | _ | 6.92 | 4.22 | 3.47 | 2.93 | 2.48 | 2.11 | dB |
| 9 | _ | 7.92 | 4.86 | 4 | 3.38 | 2.87 | 2.46 | dB |
| 10 | _ | 9.04 | 5.46 | 4.51 | 3.79 | 3.23 | 2.77 | dB |
| 11 | _ | 10.2 | 6.09 | 5.01 | 4.23 | 3.61 | _ | dB |
| 12 | _ | 11.56 | 6.74 | 5.51 | 4.68 | 3.97 | _ | dB |
| 13 | _ | 12.9 | 7.44 | 6.1 | 5.12 | 4.36 | _ | dB |
| 14 | _ | 14.44 | 8.12 | 6.64 | 5.57 | 4.76 | _ | dB |
| 15 | _ | _ | 8.87 | 7.21 | 6.06 | 5.14 | _ | dB |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Figure 1-10: SPI Slave Timing Diagram



Related Information

SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx_sample_delay.

SD/MMC Timing Characteristics

Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses <code>drvsel = 3</code> and <code>smplsel = 0</code> to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock <code>SDMMC_CLK_OUT</code> changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock <code>SDMMC_CLK</code> and the <code>CSEL</code> setting. The value of <code>SDMMC_CLK</code> is based on the external oscillator frequency and has a maximum value of 50 MHz.



| Symbol | Parameter | Minimum | Maximum | Unit |
|------------------------------------|---|---|----------------------|--------|
| t _{STATUS} | nstatus low pulse width | 268 | 1506(94) | μs |
| t _{CF2ST1} | nconfig high to nstatus high | _ | 1506 ⁽⁹⁵⁾ | μs |
| t _{CF2CK} ⁽⁹⁶⁾ | nconfig high to first rising edge on DCLK | 1506 | _ | μs |
| t _{ST2CK} ⁽⁹⁶⁾ | nstatus high to first rising edge of DCLK | 2 | _ | μs |
| $t_{ m DSU}$ | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | s |
| t_{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f_{MAX} | DCLK frequency (FPP ×8/ ×16) | _ | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode ⁽⁹⁷⁾ | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4× maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $t_{CD2CU} + (T_{init} \times CLKUSR period)$ | _ | _ |
| T_{init} | Number of clock cycles required for device initialization | 8,576 | _ | Cycles |

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

Arria V GX, GT, SX, and ST Device Datasheet



⁽⁹⁴⁾ You can obtain this value if you do not delay configuration by extending the nconfig or the nstatus low pulse width.

⁽⁹⁵⁾ You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.

 $^{^{(96)}}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽⁹⁷⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

| Term | Definition | | | | | | |
|----------------------|---|--|--|--|--|--|--|
| | Transmitter Output Waveforms | | | | | | |
| | Single-Ended Waveform Positive Channel (p) = V _{OH} Negative Channel (n) = V _{OL} Ground | | | | | | |
| | Differential Waveform | | | | | | |
| f_{HSCLK} | Left/right PLL input clock frequency. | | | | | | |
| f_{HSDR} | High-speed I/O block—Maximum/minimum LVDS data transfer rate (f _{HSDR} =1/TUI), non-DPA. | | | | | | |
| f _{HSDRDPA} | High-speed I/O block—Maximum/minimum LVDS data transfer rate (f _{HSDRDPA} =1/TUI), DPA. | | | | | | |
| J | High-speed I/O block—Deserialization factor (width of parallel data bus). | | | | | | |

| Term | Definition |
|----------------------------|---|
| t _{FALL} | Signal high-to-low transition time (80–20%) |
| t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input |
| t _{OUTPJ_IO} | Period jitter on the GPIO driven by a PLL |
| t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL |
| t_{RISE} | Signal low-to-high transition time (20–80%) |
| Timing Unit Interval (TUI) | The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$ |
| V _{CM(DC)} | DC common mode input voltage. |
| V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| V_{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| V_{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| V _{IH(AC)} | High-level AC input voltage |
| V _{IH(DC)} | High-level DC input voltage |
| $ m V_{IL}$ | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| V _{IL(AC)} | Low-level AC input voltage |
| V _{IL(DC)} | Low-level DC input voltage |
| V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| V_{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. |
| V _{SWING} | Differential input voltage |
| V_{X} | Input differential cross point voltage |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



| Term | Definition |
|----------|---|
| V_{OX} | Output differential cross point voltage |
| W | High-speed I/O block—Clock boost factor |

Document Revision History

| Date | Version | Changes |
|---------------|------------|---|
| December 2016 | 2016.12.09 | Updated V_{ICM} (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table. Added maximum specification for T_d in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table. Updated T_{init} specifications in the following tables: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices PS Timing Parameters for Arria V Devices |
| June 2016 | 2016.06.10 | Changed pin capacitance to maximum values. Updated SPI Master Timing Requirements for Arria V Devices table. Added T_{su} and T_h specifications. Removed T_{dinmax} specifications. Updated SPI Master Timing Diagram. Updated T_{clk} spec from maximum to minimum in I²C Timing Requirements for Arria V Devices table. |



| Symbol | Description | Condition | Minimum ⁽¹¹⁴⁾ | Typical | Maximum ⁽¹¹⁴⁾ | Unit |
|-------------------|--------------------------------|--------------|--------------------------|---------|--------------------------|------|
| V_{I} | DC input voltage | _ | -0.5 | _ | 3.6 | V |
| V_{O} | Output voltage | _ | 0 | _ | V _{CCIO} | V |
| т | Operating junction temperature | Commercial | 0 | _ | 85 | °C |
| 1 J | | Industrial | -40 | _ | 100 | °C |
| t _{RAMP} | Power supply ramp time | Standard POR | 200 μs | _ | 100 ms | _ |
| | Tower supply famp time | Fast POR | 200 μs | _ | 4 ms | _ |

Recommended Transceiver Power Supply Operating Conditions

Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

| Symbol | Description | Minimum ⁽¹¹⁸⁾ | Typical | Maximum ⁽¹¹⁸⁾ | Unit | |
|-------------------------------------|---|--------------------------|---------|--------------------------|----------|--|
| V_{CCA_GXBL} | Transceiver channel PLL power supply (left side) | 2.85 | 3.0 | 3.15 | V | |
| (119), (120) | Transcerver channel FLL power supply (left side) | 2.375 | 2.5 | 2.625 | V | |
| V _{CCA} _GXBR (119), (120) | Transceiver channel PLL power supply (right side) | 2.85 | 3.0 | 3.15 | V | |
| GXBR (119), (120) | Transcerver channel FLL power supply (right side) | 2.375 | 2.5 | 2.625 | v | |
| V _{CCHIP_L} | Transceiver hard IP power supply (left side) | 0.82 | 0.85 | 0.88 | V | |
| V _{CCHSSI_L} | Transceiver PCS power supply (left side) | 0.82 | 0.85 | 0.88 | V | |
| V _{CCHSSI_R} | Transceiver PCS power supply (right side) | 0.82 | 0.85 | 0.88 | V | |

⁽¹¹⁴⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



⁽¹¹⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

⁽¹²⁰⁾ When using ATX PLLs, the supply must be 3.0 V.

Transceiver Power Supply Requirements

Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

| Conditions | VCCR_GXB and VCCT_GXB (122) | VCCA_GXB | VCCH_GXB | Unit |
|---|-----------------------------|----------|----------|------|
| If BOTH of the following conditions are true: | 1.05 | | | |
| Data rate > 10.3 Gbps.DFE is used. | | | | |
| If ANY of the following conditions are true (123): | 1.0 | 3.0 | | |
| ATX PLL is used. Data rate > 6.5Gbps. DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. | | | 1.5 | V |
| If ALL of the following conditions are true: | 0.85 | 2.5 | | |
| ATX PLL is not used. Data rate ≤ 6.5Gbps. | | | | |
| DFE, AEQ, and EyeQ are not used. | | | | |

DC Characteristics

Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



⁽¹²²⁾ If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to 0.85 V, they can be shared with the VCC core supply.

⁽¹²³⁾ Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

Table 2-19: Differential SSTL I/O Standards for Arria V GZ Devices

| I/O Standard | I/O Standard | | V _{SWING(DC)} (V) | | V _{X(AC)} (V) | | V _{SWING(AC)} (V) | | | |
|-------------------------|--------------|------|----------------------------|------|-------------------------|---------------------------------|----------------------------|---------------------------------|---|--|
| i/O Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCIO} + 0.6 | V _{CCIO} /2 - 0.2 | _ | V _{CCIO} /2 + 0.2 | 0.62 | V _{CCIO} + 0.6 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCIO} + 0.6 | V _{CCIO} /2 - 0.175 | _ | V _{CCIO} /2 + 0.175 | 0.5 | V _{CCIO} + 0.6 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (127) | V _{CCIO} /2 - 0.15 | _ | V _{CCIO} /2 + 0.15 | 0.35 | _ |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (127) | V _{CCIO} /2 - 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | 2(V _{IL(AC)} - V _{REF}) |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (127) | V _{CCIO} /2 - 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | _ | V _{REF} -0.15 | V _{CCIO} /2 | V _{REF} + 0.15 | -0.30 | 0.30 |

Table 2-20: Differential HSTL and HSUL I/O Standards for Arria V GZ Devices

| I/O Standard | V _{CCIO} (V) | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | | | |
|------------------------|-----------------------|-----|--------------------------|-----|------------------------|------|-------------------------|------|------|--------------------------|------|-----|-----|
| 1/O Stailualu | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | _ | 0.68 | _ | 0.9 | 0.68 | _ | 0.9 | 0.4 | _ |



The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).

| Description | Min | Тур | Max | Unit |
|-----------------------|-------|-------|-------|------|
| Diode ideality factor | 1.006 | 1.008 | 1.010 | _ |

Periphery Performance

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

Note: The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

High-Speed Clock Specifications

Table 2-39: High-Speed Clock Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

Arria V GZ devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 230 Mbps
- True mini-LVDS output standard with data rates of up to 340 Mbps



DLL Range Specifications

Table 2-47: DLL Range Specifications for Arria V GZ Devices

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

| Parameter | C3, I3L | C4, I4 | Unit |
|-------------------------------|-----------|-----------|------|
| DLL operating frequency range | 300 – 890 | 300 – 890 | MHz |

DQS Logic Block Specifications

Table 2-48: DQS Phase Offset Delay Per Setting for Arria V GZ Devices

The typical value equals the average of the minimum and maximum values.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is $[625 \text{ ps} + (10 \times 11 \text{ ps}) \pm 20 \text{ ps}] = 735 \text{ ps} \pm 20 \text{ ps}$.

| Speed Grade | Min | Max | Unit |
|-------------|-----|-----|------|
| C3, I3L | 8 | 15 | ps |
| C4, I4 | 8 | 16 | ps |

Table 2-49: DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Arria V GZ Devices

This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -3 speed grade is ± 84 ps or ± 42 ps.

| Number of DQS Delay Buffers | C3, I3L | C4, I4 | Unit |
|-----------------------------|---------|--------|------|
| 1 | 30 | 32 | ps |
| 2 | 60 | 64 | ps |
| 3 | 90 | 96 | ps |

Arria V GZ Device Datasheet

Altera Corporation




OCT Calibration Block Specifications

Table 2-51: OCT Calibration Block Specifications for Arria V GZ Devices

| Symbol | Description | Min | Тур | Max | Unit |
|-----------------------|---|-----|------|-----|--------|
| OCTUSRCLK | Clock required by the OCT calibration blocks | _ | _ | 20 | MHz |
| T _{OCTCAL} | Number of OCTUSRCLK clock cycles required for OCT R _S /R _T calibration | _ | 1000 | _ | Cycles |
| T _{OCTSHIFT} | Number of OCTUSRCLK clock cycles required for the OCT code to shift out | _ | 32 | _ | Cycles |
| T _{RS_RT} | Time required between the $\tt dyn_term_ctrl$ and $\tt oe$ signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R_S and R_T (See the figure below.) | _ | 2.5 | _ | ns |

Figure 2-6: Timing Diagram for oe and dyn_term_ctrl Signals



Arria V GZ Device Datasheet

Altera Corporation



Table 2-60: PS Timing Parameters for Arria V GZ Devices

| Symbol | Parameter | Minimum | Maximum | Unit |
|--------------------------|---|---|-------------|------|
| t _{CF2CD} | nconfig low to conf_done low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | _ | 600 | ns |
| t _{CFG} | nconfig low pulse width | 2 | _ | μs |
| t _{STATUS} | nstatus low pulse width | 268 | 1,506 (217) | μs |
| t _{CF2ST1} | nconfig high to nstatus high | _ | 1,506 (218) | μs |
| t _{CF2CK} (219) | nconfig high to first rising edge on DCLK | 1,506 | _ | μs |
| t _{ST2CK} (219) | nstatus high to first rising edge of DCLK | 2 | _ | μs |
| $t_{ m DSU}$ | DATA[] setup time before rising edge on DCLK | 5.5 | _ | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | _ | S |
| $t_{\rm CL}$ | DCLK low time | $0.45 \times 1/f_{MAX}$ | _ | S |
| t_{CLK} | DCLK period | 1/f _{MAX} | _ | S |
| f_{MAX} | DCLK frequency | _ | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode (220) | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | $t_{\text{CD2CU}} + (8576 \times \text{CLKUSR})$ period) (221) | _ | _ |

 $^{^{(217)}}$ This value is applicable if you do not delay configuration by extending the nconfig or nstatus low pulse width.



⁽²¹⁸⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽²¹⁹⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽²²⁰⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

Table 2-62: Uncompressed .rbf Sizes for Arria V GZ Devices

| Variant | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) (223) | |
|------------|-------------|--------------------------------|------------------------------|--|
| Arria V GZ | E1 | 137,598,880 | 562,208 | |
| | E3 | 137,598,880 | 562,208 | |
| | E5 | 213,798,880 | 561,760 | |
| | E7 | 213,798,880 | 561,760 | |

Table 2-63: Minimum Configuration Time Estimation for Arria V GZ Devices

| Variant Member Code | | Active Serial (224) | | | Fast Passive Parallel (225) | | |
|---------------------|----|---------------------|------------|-------------------------|-----------------------------|------------|-------------------------|
| | | Width | DCLK (MHz) | Min Config Time (ms) | Width | DCLK (MHz) | Min Config Time (ms) |
| Arria V GZ | E1 | 4 | 100 | 344 | 32 | 100 | 43 |
| | E3 | 4 | 100 | 344 | 32 | 100 | 43 |
| | E5 | 4 | 100 | 534 | 32 | 100 | 67 |
| | E7 | 4 | 100 | 534 | 32 | 100 | 67 |

Remote System Upgrades Circuitry Timing Specification

Table 2-64: Remote System Upgrade Circuitry Timing Specifications

| Parameter | Minimum | Maximum | Unit |
|--------------------------------|---------|---------|------|
| t _{RU_nCONFIG} (226) | 250 | _ | ns |
| t _{RU_nRSTIMER} (227) | 250 | _ | ns |

⁽²²³⁾ The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature.



⁽²²⁴⁾ DCLK frequency of 100 MHz using external CLKUSR.

⁽²²⁵⁾ Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.