# E·XFL

#### Intel - 5AGXMA3D4F27I3N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	7362
Number of Logic Elements/Cells	156000
Total RAM Bits	11746304
Number of I/O	336
Number of Gates	
Voltage - Supply	1.12V ~ 1.18V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma3d4f27i3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### I/O Pin Leakage Current

#### Table 1-6: I/O Pin Leakage Current for Arria V Devices

Symbol	Description	Condition	Min	Тур	Max	Unit
II	Input pin	$V_{I} = 0 V$ to $V_{CCIOMAX}$	-30	—	30	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin	$V_{O} = 0 V$ to $V_{CCIOMAX}$	-30		30	μΑ

#### **Bus Hold Specifications**

#### Table 1-7: Bus Hold Parameters for Arria V Devices

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

			V <sub>ccio</sub> (V)												
Parameter	Symbol	Condition	1.	.2	1	.5	1	.8	2	.5	3.	.0	3	.3	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max)	8	_	12		30	_	50		70		70		μΑ
Bus-hold, high, sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min)	-8	_	-12		-30	_	-50		-70	_	-70		μΑ
Bus-hold, low, overdrive current	I <sub>ODL</sub>	$\begin{array}{c} 0 \ \mathrm{V} < \mathrm{V_{IN}} \\ < \mathrm{V_{CCIO}} \end{array}$		125	_	175	_	200		300		500	_	500	μΑ
Bus-hold, high, overdrive current	I <sub>ODH</sub>	0 V <v<sub>IN <v<sub>CCIO</v<sub></v<sub>	_	-125	_	-175	_	-200		-300	_	-500	_	-500	μΑ

Arria V GX, GT, SX, and ST Device Datasheet



I/O Standard		$V_{CCIO}(V)$	)		V <sub>ID</sub> (mV) <sup>(16)</sup>		$V_{ICM(DC)}(V)$ $V_{OD}(V)^{(17)}$			V <sub>OCM</sub> (V) <sup>(17)(18)</sup>					
	Min	Тур	Мах	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	L Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Transceiver Specifications for Arria V GX and SX Devices and Transceiver Specifications for Arria V GT and ST Devices tables.														
2.5 V	2 375	2.5	2 625	100	V <sub>CM</sub> =		0.05	D <sub>MAX</sub> ≤ 1.25 Gbps	1.80	0.247		0.6	1 125	1 25	1 375
LVDS <sup>(19)</sup>	2.375	2.5	2.5 2.625 100	1.25 V	1.25 V	_	1.05	D <sub>MAX</sub> > 1.25 Gbps	1.55	0.247			1.125	1.2.5	1.373
RSDS (HIO) <sup>(20)</sup>	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.25	_	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) <sup>(21)</sup>	2.375	2.5	2.625	200		600	0.300	_	1.425	0.25	_	0.6	1	1.2	1.4
	CI (22) 200				0.60	D <sub>MAX</sub> ≤ 700 Mbps	1.80								
LVPECL <sup>(22)</sup> —				500		—	1.00	D <sub>MAX</sub> > 700 Mbps	1.60						

#### **Related Information**

- Transceiver Specifications for Arria V GX and SX Devices on page 1-23 Provides the specifications for transmitter, receiver, and reference clock I/O pin.
- $^{(16)}$  The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.
- <sup>(17)</sup>  $R_{\rm L}$  range:  $90 \le R_{\rm L} \le 110 \ \Omega$ .
- <sup>(18)</sup> This applies to default pre-emphasis setting only.
- <sup>(19)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 1.25 Gbps and 0 V to 1.85 V for data rates below 1.25 Gbps.
- <sup>(20)</sup> For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.
- <sup>(21)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.
- <sup>(22)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.



For example, when  $V_{OD}$  = 800 mV, the corresponding  $V_{OD}$  value setting is 40. The following conditions show that the 1st post tap pre-emphasis setting = 2 is valid:

- $|B| + |C| \le 60 \Rightarrow 40 + 2 = 42$ ٠
- $|B| |C| > 5 \rightarrow 40 2 = 38$
- $(V_{MAX}/V_{MIN} 1)\% < 600\% \Rightarrow (42/38 1)\% = 10.52\%$

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria V HSSI HSPICE models.

#### Table 1-33: Transmitter Pre-Emphasis Levels for Arria V Devices

Quartus Prime 1st		Quartus Prime V <sub>OD</sub> Setting							
Post Tap Pre- Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit	
0	0	0	0	0	0	0	0	dB	
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB	
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB	
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB	
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB	
5	_	4.19	2.55	2.1	1.76	1.49	1.26	dB	
6	_	5.08	3.11	2.56	2.17	1.83	1.56	dB	
7	_	5.99	3.71	3.06	2.58	2.18	1.87	dB	
8	_	6.92	4.22	3.47	2.93	2.48	2.11	dB	
9	_	7.92	4.86	4	3.38	2.87	2.46	dB	
10	_	9.04	5.46	4.51	3.79	3.23	2.77	dB	
11	_	10.2	6.09	5.01	4.23	3.61	_	dB	
12	_	11.56	6.74	5.51	4.68	3.97	_	dB	
13	_	12.9	7.44	6.1	5.12	4.36	_	dB	
14	_	14.44	8.12	6.64	5.57	4.76	_	dB	
15	_	_	8.87	7.21	6.06	5.14	_	dB	

Arria V GX, GT, SX, and ST Device Datasheet



#### **Memory Output Clock Jitter Specifications**

#### Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network	Symbol	-I3, -C4		–I5, –C5		-C6		Unit
		Symbol	Min	Max	Min	Max	Min	Max	onit
Clock period jitter	PHYCLK	t <sub>JIT(per)</sub>	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t <sub>JIT(cc)</sub>	6	3	9	0	9	94	ps

### **OCT Calibration Block Specifications**

#### Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_		20	MHz
T <sub>OCTCAL</sub>	Number of octus RCLK clock cycles required for $R_{\rm S}$ OCT/R_T OCT calibration		1000		Cycles
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for OCT code to shift out		32	_	Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	_	2.5		ns



#### Figure 1-16: I<sup>2</sup>C Timing Diagram



#### **NAND Timing Characteristics**

#### Table 1-60: NAND ONFI 1.0 Timing Requirements for Arria V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the c4 output of the main HPS PLL and timing registers provided in the NAND controller.

Symbol	Description	Min	Max	Unit
T <sub>wp</sub> <sup>(89)</sup>	Write enable pulse width	10	—	ns
T <sub>wh</sub> <sup>(89)</sup>	Write enable hold time	7		ns
T <sub>rp</sub> <sup>(89)</sup>	Read enable pulse width	10		ns
T <sub>reh</sub> <sup>(89)</sup>	Read enable hold time	7		ns
T <sub>clesu</sub> <sup>(89)</sup>	Command latch enable to write enable setup time	10		ns
T <sub>cleh</sub> <sup>(89)</sup>	Command latch enable to write enable hold time	5		ns
T <sub>cesu</sub> <sup>(89)</sup>	Chip enable to write enable setup time	15		ns
T <sub>ceh</sub> <sup>(89)</sup>	Chip enable to write enable hold time	5		ns
T <sub>alesu</sub> <sup>(89)</sup>	Address latch enable to write enable setup time	10		ns
T <sub>aleh</sub> <sup>(89)</sup>	Address latch enable to write enable hold time	5		ns
T <sub>dsu</sub> <sup>(89)</sup>	Data to write enable setup time	10		ns

<sup>(89)</sup> Timing of the NAND interface is controlled through the NAND configuration registers.



## **FPP Configuration Timing**

#### DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP  $\times 16$  where the *r* is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

#### Table 1-65: DCLK-to-DATA[] Ratio for Arria V Devices

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)	
	Off	Off	1	
EDD (9 bit wide)	On	Off	1	
frr (o-bit wide)	Off	On	2	
	On	On	2	
	Off	Off	1	
EDD (16 bit wide)	On	Off	2	
fif (lo-bit wide)	Off	On	4	
	On	On	4	

### FPP Configuration Timing when DCLK-to-DATA[] = 1

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8 and FPP ×16. For the respective DCLKto-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Arria V Devices table.

#### Table 1-66: FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub> nconfig low to nstatus low		_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs

#### Arria V GX, GT, SX, and ST Device Datasheet



## FPP Configuration Timing when DCLK-to-DATA[] >1

#### Table 1-67: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to nstatus low	—	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(98)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	1506 <sup>(99)</sup>	μs
t <sub>CF2CK</sub> <sup>(100)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(100)</sup>	nSTATUS high to first rising edge of DCLK	2		μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	$N - 1/f_{\rm DCLK}^{(101)}$		S
t <sub>CH</sub>	DCLK high time	$0.45  imes 1/f_{MAX}$		S
t <sub>CL</sub>	DCLK low time	$0.45  imes 1/f_{ m MAX}$		S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>		S
f <sub>MAX</sub>	DCLK frequency (FPP ×8/ ×16)	_	125	MHz
t <sub>R</sub>	Input rise time	—	40	ns
t <sub>F</sub>	Input fall time	_	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(102)</sup>	175	437	μs

<sup>(98)</sup> This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(99)</sup> This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

 $<sup>^{(100)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>&</sup>lt;sup>(101)</sup> N is the DCLK-to-DATA[] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.

<sup>&</sup>lt;sup>(102)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## Initialization

#### Table 1-71: Initialization Clock Source Option and the Maximum Frequency for Arria V Devices

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	
(107)	PS and FPP	125	Т
CLKOSK	AS	100	<sup>1</sup> init
DCLK	PS and FPP	125	

## **Configuration Files**

#### Table 1-72: Uncompressed .rbf Sizes for Arria V Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus Prime software. However, for a specific version of the Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

Arria V GX, GT, SX, and ST Device Datasheet



<sup>&</sup>lt;sup>(107)</sup> To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus Prime software from the **General** panel of the **Device and Pin Options** dialog box.

Date	Version	Changes
January 2015	2015.01.30	Updated the description for V <sub>CC_AUX_SHARED</sub> to "HPS auxiliary power supply" in the following tables:
		<ul> <li>Absolute Maximum Ratings for Arria V Devices</li> <li>HPS Power Supply Operating Conditions for Arria V SX and ST Devices</li> </ul>
		• Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.
		• Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification.
		• Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		• Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz.
		• Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade).
		Changed the symbol for HPS PLL input jitter divide value from NR to N.
		• Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables:
		<ul> <li>SPI Master Timing Requirements for Arria V Devices</li> <li>SPI Slave Timing Requirements for Arria V Devices</li> </ul>
		<ul> <li>Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.</li> </ul>
		Added HPS JTAG timing specifications.
		• Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each $V_{CCIO}$ voltage step down from 3.0 V. For example, $t_{JPCO} = 13$ ns if $V_{CCIO}$ of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.
		• Updated the value in the V <sub>ICM</sub> (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table.



I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51  imes V_{ m CCIO}$	0.49 × V <sub>CCIO</sub>	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	$0.49 \times V_{ m CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	
SSTL-12 Class I, II	1.14	1.20	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	0.49 × V <sub>CCIO</sub>	0.5 × VCCIO	$0.51 \times V_{CCIO}$	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCIO</sub> /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCIO</sub> /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.53 \times V_{ m CCIO}$	_	V <sub>CCIO</sub> /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$			_	

## Table 2-18: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V GZ Devices

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	L.(mA)	I. (mA)
	Min	Max	Min	Max	Мах	Min	Max	Min	י <sub>סן</sub> (וויא)	ion (iiii)
SSTL-2 Class I	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> – 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7



V <sub>CCIO</sub> (V)		<sub>CIO</sub> (V) <sup>(</sup>	128)	V <sub>ID</sub> (mV) <sup>(129)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(130)</sup>			V <sub>OCM</sub> (V) <sup>(130)</sup>		
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
RSDS (HIO) (133)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V		0.3		1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini- LVDS (HIO) (134)	2.375	2.5	2.625	200	_	600	0.4	_	1.325	0.25		0.6	1	1.2	1.4
LVPECL		_	_	300			0.6	D <sub>MAX</sub> ≤ 700 Mbps	1.8				_	_	
(135), (136)	_	_	_	300			1	D <sub>MAX</sub> > 700 Mbps	1.6						

#### **Related Information**

**Glossary** on page 2-73



<sup>&</sup>lt;sup>(128)</sup> Differential inputs are powered by VCCPD which requires 2.5 V.

<sup>&</sup>lt;sup>(129)</sup> The minimum VID value is applicable over the entire common mode range, VCM.

RL range:  $90 \le RL \le 110 \Omega$ . (130)

<sup>&</sup>lt;sup>(133)</sup> For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

<sup>&</sup>lt;sup>(134)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

<sup>&</sup>lt;sup>(135)</sup> LVPECL is only supported on dedicated clock input pins.

<sup>&</sup>lt;sup>(136)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

Sumbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max	Onit
	$V_{CCR_GXB} = 0.85 V$ full bandwidth	—	600		_	600	_	mV
Varia (AC and DC coupled)	$V_{CCR_{GXB}} = 0.85 V$ half bandwidth	—	600		_	600	_	mV
V <sub>ICM</sub> (AC and DC coupled)	$V_{CCR_{GXB}} = 1.0 V$ full bandwidth	—	700		—	700	_	mV
	$V_{CCR_{GXB}} = 1.0 V$ half bandwidth	—	700		_	700	_	mV
t <sub>LTR</sub> <sup>(149)</sup>	—		—	10	—	—	10	μs
t <sub>LTD</sub> <sup>(150)</sup>	—	4	—		4	_	_	μs
t <sub>LTD_manual</sub> <sup>(151)</sup>	—	4	—	_	4	—	—	μs
t <sub>LTR_LTD_manual</sub> <sup>(152)</sup>	—	15	—		15	_	_	μs
Programmable equalization (AC Gain)	Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz)		_	16			16	dB

2-26

Receiver



 $<sup>^{(149)}</sup>$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $<sup>^{(150)}</sup>$  t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

<sup>(151)</sup>  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR\_LTD\_manual}}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.

Symbol	Parameter	Min	Тур	Мах	Unit
t (173) (175)	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
COUTPJ_IO	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} < 100 \text{ MHz}$ )	_		60	mUI (p-p)
t <sub>FOUTPJ_IO</sub> <sup>(173)</sup> , <sup>(175)</sup> , <sup>(176)</sup>	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	—		600	ps (p-p)
	Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_	_	60	mUI (p-p)
t <sub>outccj_io</sub> (173), (175)	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL (f <sub>OUT</sub> < 100 MHz)	_		60	mUI (p-p)
t (173) (175) (176)	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	—		600	ps (p-p)
"FOUTCCJ_IO",	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)	_	_	60	mUI (p-p)
to	Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )			175	ps (p-p)
CASC_OUTPJ_DC	Period Jitter for a dedicated clock output in cascaded PLLS (f <sub>OUT</sub> < 100 MHz)			17.5	mUI (p-p)
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits

<sup>(175)</sup> The external memory interface clock output jitter specifications use a different measurement method, which is available in the "Memory Output Clock Jitter Specification for Arria V GZ Devices" table.

<sup>(176)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>(177)</sup> The cascaded PLL specification is only applicable with the following condition:



a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz

b. Downstream PLL: Downstream PLL BW > 2 MHz

#### 2-44 Periphery Performance

Description	Min	Тур	Мах	Unit
Diode ideality factor	1.006	1.008	1.010	—

## **Periphery Performance**

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

**Note:** The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

#### High-Speed I/O Specification

**High-Speed Clock Specifications** 

#### Table 2-39: High-Speed Clock Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

Arria V GZ devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 230 Mbps
- True mini-LVDS output standard with data rates of up to 340 Mbps



Sumbol	Conditions	C3, I3L			C4, I4			Unit	
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Onic	
True Differential I/O Standards - f <sub>HSDR</sub> (data rate)	SERDES factor J = 3 to 10 (182), (183)	(184)	_	1250	(184)	_	1050	Mbps	
	SERDES factor $J \ge 4$ LVDS TX with DPA (185), (186), (187), (188)	(184)		1600	(184)	_	1250	Mbps	
	SERDES factor J = 2, uses DDR Registers	(184)	—	(189)	(184)	_	(189)	Mbps	
	SERDES factor J = 1, uses SDR Register	(184)	—	(189)	(184)		(189)	Mbps	
Emulated Differential I/O Standards with Three External Output Resistor Networks - f <sub>HSDR</sub> (data rate) (190)	SERDES factor J = 4 to 10 <sup>(191)</sup>	(184)		840	(184)		840	Mbps	

<sup>&</sup>lt;sup>(182)</sup> If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- <sup>(185)</sup> Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- Requires package skew compensation with PCB trace length. (186)
- (187)Do not mix single-ended I/O buffer within LVDS I/O bank.
- Chip-to-chip communication only with a maximum load of 5 pF. (188)
- <sup>(189)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- <sup>(190)</sup> You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- <sup>(191)</sup> When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.



<sup>&</sup>lt;sup>(183)</sup> The  $F_{MAX}$  specification is based on the fast clock used for serial data. The interface  $F_{MAX}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>&</sup>lt;sup>(184)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

#### Table 2-52: Worst-Case DCD on Arria V GZ I/O Pins

The DCD numbers do not cover the core clock network.

Symbol	C	3, I3L	C	Unit		
Symbol	Min	Max	Min	Max	Unit	
Output Duty Cycle	45	55	45	55	%	

## **Configuration Specification**

## **POR Specifications**

#### Table 2-53: Fast and Standard POR Delay Specification for Arria V GZ Devices

Select the POR delay based on the MSEL setting as described in the "Configuration Schemes for Arria V Devices" table in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

POR Delay	Minimum (ms)	Maximum (ms)
Fast	4	12 (202)
Standard	100	300

**Related Information** 

Configuration, Design Security, and Remote System Upgrades in Arria V Devices



<sup>&</sup>lt;sup>(202)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

## **JTAG Configuration Specifications**

Table 2-54: JTAG Timing Parameters and Values for Arria V GZ Devices	;
--	---

Symbol	Description	Min	Мах	Unit
t <sub>JCP</sub>	TCK clock period	30		ns
t <sub>JCP</sub>	TCK clock period	167 (203)		ns
t <sub>JCH</sub>	TCK clock high time	14		ns
t <sub>JCL</sub>	TCK clock low time	14		ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2		ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3		ns
t <sub>JPH</sub>	JTAG port hold time	5		ns
t <sub>JPCO</sub>	JTAG port clock to output	_	11 (204)	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14 (204)	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	_	14 (204)	ns

## Fast Passive Parallel (FPP) Configuration Timing

### DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Arria V GZ Device Datasheet



<sup>&</sup>lt;sup>(203)</sup> The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

<sup>(204)</sup> A 1-ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{IPCO} = 12$  ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

#### Table 2-60: PS Timing Parameters for Arria V GZ Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	_	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2		μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1,506 (217)	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high		1,506 (218)	μs
t <sub>CF2CK</sub> (219)	nCONFIG high to first rising edge on DCLK	1,506	—	μs
t <sub>ST2CK</sub> (219)	nSTATUS high to first rising edge of DCLK	2		μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5		ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	—	ns
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	—	S
t <sub>CL</sub>	DCLK low time	$0.45  imes 1/f_{ m MAX}$	—	S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>	—	s
f <sub>MAX</sub>	DCLK frequency	_	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(220)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK}$ period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + (8576 × CLKUSR period) (221)	_	_

<sup>&</sup>lt;sup>(217)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(218)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>&</sup>lt;sup>(219)</sup> If nSTATUS is monitored, follow the t<sub>ST2CK</sub> specification. If nSTATUS is not monitored, follow the t<sub>CF2CK</sub> specification.

<sup>&</sup>lt;sup>(220)</sup> The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

#### **Related Information**

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

## Initialization

#### Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles	
Internal Oscillator	AS, PS, FPP	12.5	8576	
GI KILOD (222)	PS, FPP	125		
CLKUSR	AS	100		
DCLK	PS, FPP	125		

## **Configuration Files**

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Arria V GZ Device Datasheet



<sup>&</sup>lt;sup>(221)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>(222)</sup> To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

## Programmable IOE Delay

#### Fast Model Slow Model Available Parameter (228) Min Offset (229) Unit Settings Industrial Commercial C3 C4 I3L 14 D1 64 0 0.464 0.493 0.924 1.011 0.921 1.006 ns 0 D2 32 0.230 0.244 0.459 0.503 0.456 0.500 ns D3 8 0 1.699 2.992 3.192 1.587 3.047 3.257 ns 0 D4 64 0.464 0.492 0.924 1.011 0.920 1.006 ns D5 64 0 0.464 0.493 0.924 1.011 0.921 1.006 ns 0.499 D6 32 0 0.244 0.503 0.229 0.458 0.456 ns

#### Table 2-66: IOE Programmable Delay for Arria V GZ Devices

## Programmable Output Buffer Delay

#### Table 2-67: Programmable Output Buffer Delay for Arria V GZ Devices

You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Symbol	Parameter	Typical	Unit
	Rising and/or falling edge delay	0 (default)	ps
D		50	ps
DOUTBUF		100	ps
		150	ps

<sup>&</sup>lt;sup>(228)</sup> You can set this value in the Quartus II software by selecting **D1**, **D2**, **D3**, **D4**, **D5**, and **D6** in the **Assignment Name** column of **Assignment Editor**.





<sup>&</sup>lt;sup>(229)</sup> Minimum offset does not include the intrinsic delay.