# E·XFL

#### Intel - 5AGXMA3D4F31C5N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 7362   |
| Number of Logic Elements/Cells | 156000   |
| Total RAM Bits                 | 11746304   |
| Number of I/O                  | 416  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 896-BBGA, FCBGA  |
| Supplier Device Package        | 896-FBGA (31x31)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxma3d4f31c5n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol                | Description  | Minimum <sup>(5)</sup> | Typical     | Maximum <sup>(5)</sup> | Unit |
|-----------------------|--|------------------------|-------------|------------------------|------|
| V <sub>CCL_GXBL</sub> | GX and SX speed grades—clock network power (left side)     | 1 08/1 12              | 1 1/1 15(6) | 1 14/1 18              | V    |
| V <sub>CCL_GXBR</sub> | GX and SX speed grades—clock network power (right side)    | 1.00/ 1.12             | 1.1/1.13    | 1.14/1.10              | v    |
| V <sub>CCL_GXBL</sub> | GT and ST speed grades—clock network power (left side)     | 117                    | 1 20        | 1 22                   | V    |
| V <sub>CCL_GXBR</sub> | GT and ST speed grades—clock network power<br>(right side) | 1.17                   | 1.20        | 1.25                   | v    |

#### **Related Information**

## Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the power supply connection for different data rates.

#### **HPS Power Supply Operating Conditions**

#### Table 1-5: HPS Power Supply Operating Conditions for Arria V SX and ST Devices

This table lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria V Devices table for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.

| Symbol              | Description  | Condition          | Minimum <sup>(7)</sup> | Typical | Maximum <sup>(7)</sup> | Unit |
|---------------------|--|--------------------|------------------------|---------|------------------------|------|
|                     | HPS core   | -C4, -I5, -C5, -C6 | 1.07                   | 1.1     | 1.13                   | V    |
| V <sub>CC_HPS</sub> | voltage and<br>periphery<br>circuitry<br>power<br>supply | -I3                | 1.12                   | 1.15    | 1.18                   | V    |

<sup>&</sup>lt;sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>&</sup>lt;sup>(7)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

• Transceiver Specifications for Arria V GT and ST Devices on page 1-29 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks.

## **Transceiver Performance Specifications**

## Transceiver Specifications for Arria V GX and SX Devices

## Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

| Symbol/Description                        | Condition  | Trans | Transceiver Speed Grade 4 |                               |     | eiver Speed G | irade 6                       | Unit |  |
|---|--|-------|---------------------------|-------------------------------|-----|---------------|-------------------------------|------|--|
| Symbol/Description                        | Condition  | Min   | Тур                       | Max                           | Min | Тур           | Max                           | Onit |  |
| Supported I/O standards                   | 1.2 V PCML, 1.4 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(23)</sup> , HCSL, and LVDS |       |                           |                               |     |               |                               |      |  |
| Input frequency from<br>REFCLK input pins | —  | 27    | —                         | 710                           | 27  |               | 710                           | MHz  |  |
| Rise time                                 | Measure at $\pm 60 \text{ mV of}$ differential signal <sup>(24)</sup>                                |       |                           | 400                           |     |               | 400                           | ps   |  |
| Fall time                                 | Measure at $\pm 60 \text{ mV of}$ differential signal <sup>(24)</sup>                                | _     |                           | 400                           | _   |               | 400                           | ps   |  |
| Duty cycle                                | _  | 45    | _                         | 55                            | 45  | _             | 55                            | %    |  |
| Peak-to-peak differential input voltage   | —  | 200   |                           | 300 <sup>(25)</sup> /<br>2000 | 200 | _             | 300 <sup>(25)</sup> /<br>2000 | mV   |  |



<sup>&</sup>lt;sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (24)

<sup>&</sup>lt;sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

| Symbol/Description   | Condition                      | Transc | eiver Speed G                                 | irade 4 | Transc | eiver Speed G                    | irade 6 | Unit |
|--|--------------------------------|--------|---|---------|--------|----------------------------------|---------|------|
| Symbol/Description   | Condition                      | Min    | Тур   | Max     | Min    | Тур                              | Max     | Onic |
| Minimum differential eye<br>opening at the receiver<br>serial input pins <sup>(30)</sup> | _                              | 100    | _   | _       | 100    | _                                | _       | mV   |
| V <sub>ICM</sub> (AC coupled)  | —                              | _      | 0.7/0.75/<br>0.8 <sup>(31)</sup>              |         |        | 0.7/0.75/<br>0.8 <sup>(31)</sup> | —       | mV   |
| V <sub>ICM</sub> (DC coupled)  | $\leq$ 3.2Gbps <sup>(32)</sup> | 670    | 700   | 730     | 670    | 700                              | 730     | mV   |
| Differential on-chip   | 85- $\Omega$ setting           |        | 85  |         |        | 85                               | —       | Ω    |
|  | 100- $\Omega$ setting          |        | 100   |         |        | 100                              |         | Ω    |
| termination resistors  | 120-Ω setting                  |        | 120   |         |        | 120                              | —       | Ω    |
|  | 150-Ω setting                  |        | 150   |         |        | 150                              | —       | Ω    |
| $t_{LTR}^{(33)}$   | _                              |        |   | 10      |        | —                                | 10      | μs   |
| $t_{LTD}^{(34)}$   |                                | 4      | _   |         | 4      | _                                | —       | μs   |
| t <sub>LTD_manual</sub> <sup>(35)</sup>  |                                | 4      |   |         | 4      | —                                |         | μs   |
| $t_{LTR\_LTD\_manual}^{(36)}$  |                                | 15     |   |         | 15     | —                                | —       | μs   |
| Programmable ppm detector <sup>(37)</sup>  | _                              |        | ±62.5, 100, 125, 200, 250, 300, 500, and 1000 |         |        |                                  |         |      |

<sup>(30)</sup> The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(31) The AC coupled  $V_{ICM} = 700 \text{ mV}$  for Arria V GX and SX in PCIe mode only. The AC coupled  $V_{ICM} = 750 \text{ mV}$  for Arria V GT and ST in PCIe mode only.

<sup>(32)</sup> For standard protocol compliance, use AC coupling.

 $^{(33)}$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(34)}$  t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

 $^{(35)}$  t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR\_LTD\_manual}}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.



| Symbol/Description                          | Condition   | Т  | ransceiver Speed Gr | ade 3 | Unit |  |  |
|---|---|--|---------------------|-------|------|--|--|
| Symbol/Description                          | Condition   | Min  | Тур                 | Мах   | Onit |  |  |
| $t_{LTD\_manual}^{(51)}$                    |   | 4  | _                   | _     | μs   |  |  |
| t <sub>LTR_LTD_manual</sub> <sup>(52)</sup> | _   | 15   | _                   | —     | μs   |  |  |
| Programmable ppm detector <sup>(53)</sup>   | _   | ±62.5, 100, 125, 200, 250, 300, 500, and 1000 pt   |                     |       |      |  |  |
| Run length                                  | _   |  | _                   | 200   | UI   |  |  |
| Programmable equalization AC and DC gain    | AC gain setting = 0 to $3^{(54)}$<br>DC gain setting = 0 to 1 | Refer to CTLE Response at Data Rates > 3.25 Gbps across Supported AC Ga<br>and DC Gain for Arria V GX, GT, SX, and ST Devices and CTLE Response a<br>Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V<br>GX, GT, SX, and ST Devices diagrams. |                     |       |      |  |  |

## Table 1-29: Transmitter Specifications for Arria V GT and ST Devices

| Symbol/Description              | Condition                       | Tran  | sceiver Speed Gra | Unit    |      |  |  |  |  |
|---------------------------------|---------------------------------|-------|-------------------|---------|------|--|--|--|--|
| Symbol Description              | Condition                       | Min   | Тур               | Max     | onit |  |  |  |  |
| Supported I/O standards         | 1.5 V PCML                      |       |                   |         |      |  |  |  |  |
| Data rate (6-Gbps transceiver)  | —                               | 611   |                   | 6553.6  | Mbps |  |  |  |  |
| Data rate (10-Gbps transceiver) | _                               | 0.611 |                   | 10.3125 | Gbps |  |  |  |  |
| V <sub>OCM</sub> (AC coupled)   | _                               |       | 650               |         | mV   |  |  |  |  |
| V <sub>OCM</sub> (DC coupled)   | $\leq$ 3.2 Gbps <sup>(48)</sup> | 670   | 700               | 730     | mV   |  |  |  |  |

<sup>(53)</sup> The rate match FIFO supports only up to  $\pm 300$  ppm.

<sup>(54)</sup> The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.



 $<sup>^{(51)}</sup>$  t<sub>LTD\_manual</sub> is the time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high when the CDR is functioning in the manual mode.

<sup>(52)</sup> t<sub>LTR\_LTD\_manual</sub> is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx\_is\_lockedtoref signal goes high when the CDR is functioning in the manual mode.

| Symbol  |   | Condition                    | -I3, -C4 |      | –I5, –C5 |      |      | -C6   |      |      | Unit  |      |
|---|---|------------------------------|----------|------|----------|------|------|-------|------|------|-------|------|
|   | Symbol  |                              | Min      | Тур  | Max      | Min  | Тур  | Max   | Min  | Тур  | Max   | Unit |
| TCCS  | True Differential I/O<br>Standards                      |                              | _        | 150  |          | -    | 150  | _     | _    | 150  | ps    |      |
|   | Emulated Differential<br>I/O Standards                  |                              |          | 300  |          | _    | 300  |       | _    | 300  | ps    |      |
| True Differential I/O<br>Standards - f <sub>HSDRDPA</sub><br>(data rate)<br>Receiver<br>f <sub>HSDR</sub> (data rate) | SERDES factor J =3 to $10^{(76)}$                       | 150                          |          | 1250 | 150      |      | 1250 | 150   |      | 1050 | Mbps  |      |
|   | SERDES factor $J \ge 8$<br>with DPA <sup>(76)(78)</sup> | 150                          | _        | 1600 | 150      | _    | 1500 | 150   | _    | 1250 | Mbps  |      |
|   |   | SERDES factor J = 3<br>to 10 | (77)     | _    | (83)     | (77) | _    | (83)  | (77) | _    | (83)  | Mbps |
|   | SERDES factor J = 1<br>to 2, uses DDR<br>registers      | (77)                         |          | (79) | (77)     | _    | (79) | (77)  | _    | (79) | Mbps  |      |
| DPA Mode  | DPA run length  |                              | _        | _    | 10000    | _    | _    | 10000 | _    | _    | 10000 | UI   |
| Soft-CDR<br>Mode  | Soft-CDR ppm tolerance                                  |                              |          | _    | 300      |      | _    | 300   |      | _    | 300   | ±ppm |
| Non-DPA<br>Mode   | Sampling Window   |                              |          |      | 300      |      | _    | 300   |      | _    | 300   | ps   |

Arria V GX, GT, SX, and ST Device Datasheet



<sup>&</sup>lt;sup>(83)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

## **Memory Output Clock Jitter Specifications**

### Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

| Parameter                    | Clock Notwork | Symbol                | -I3, -C4 |     | -I5, -C5 |     | -C6 |     | Unit |  |
|------------------------------|---------------|-----------------------|----------|-----|----------|-----|-----|-----|------|--|
|                              |               | Symbol                | Min      | Max | Min      | Max | Min | Max | onit |  |
| Clock period jitter          | PHYCLK        | t <sub>JIT(per)</sub> | -41      | 41  | -50      | 50  | -55 | 55  | ps   |  |
| Cycle-to-cycle period jitter | PHYCLK        | t <sub>JIT(cc)</sub>  | 6        | 3   | 9        | 0   | 9   | 94  | ps   |  |

## **OCT Calibration Block Specifications**

## Table 1-46: OCT Calibration Block Specifications for Arria V Devices

| Symbol                | Description   | Min | Тур  | Max | Unit   |
|-----------------------|---|-----|------|-----|--------|
| OCTUSRCLK             | Clock required by OCT calibration blocks  | _   |      | 20  | MHz    |
| T <sub>OCTCAL</sub>   | Number of octus<br>RCLK clock cycles required for $R_{\rm S}$ OCT/R_T OCT calibration   |     | 1000 |     | Cycles |
| T <sub>OCTSHIFT</sub> | Number of OCTUSRCLK clock cycles required for OCT code to shift out   |     | 32   | _   | Cycles |
| T <sub>RS_RT</sub>    | Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT | _   | 2.5  |     | ns     |



#### **HPS PLL Input Jitter**

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period × Divide value (N) × 0.02

## Table 1-50: Examples of Maximum Input Jitter

| Input Reference Clock Period | Divide Value (N) | Maximum Jitter | Unit |
|------------------------------|------------------|----------------|------|
| 40 ns                        | 1                | 0.8            | ns   |
| 40 ns                        | 2                | 1.6            | ns   |
| 40 ns                        | 4                | 3.2            | ns   |

## **Quad SPI Flash Timing Characteristics**

## Table 1-51: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices

| Symbol                 | Description  | Min  | Тур                      | Max  | Unit |
|------------------------|--|------|--------------------------|--|------|
| F <sub>clk</sub>       | SCLK_OUT clock frequency (External clock)          | _    | _                        | 108  | MHz  |
| T <sub>qspi_clk</sub>  | QSPI_CLK clock period (Internal reference clock)   | 2.32 |                          |  | ns   |
| T <sub>dutycycle</sub> | SCLK_OUT duty cycle                                | 45   |                          | 55   | %    |
| T <sub>dssfrst</sub>   | Output delay QSPI_SS valid before first clock edge |      | 1/2 cycle of<br>SCLK_OUT |  | ns   |
| T <sub>dsslst</sub>    | Output delay QSPI_SS valid after last clock edge   | -1   |                          | 1  | ns   |
| T <sub>dio</sub>       | I/O data output delay                              | -1   |                          | 1  | ns   |
| T <sub>din_start</sub> | Input data valid start                             |      |                          | $(2 + R_{delay}) \times T_{qspi\_clk} - 7.52^{(85)}$ | ns   |



After the Boot ROM code exits and control is passed to the preloader, software can adjust the value of drvsel and smplsel via the system manager. drvsel can be set from 1 to 7 and smplsel can be set from 0 to 7. While the preloader is executing, the values for SDMMC\_CLK and SDMMC\_CLK\_OUT increase to a maximum of 200 MHz and 50 MHz respectively.

The SD/MMC interface calibration support will be available in a future release of the preloader through the SoC EDS software update.

| Symbol   | Description   | Min  | Мах   | Unit |
|--|---|--|---|------|
|  | SDMMC_CLK clock period<br>(Identification mode)     | 20   | _   | ns   |
| T <sub>sdmmc_clk</sub> (internal reference clock)      | SDMMC_CLK clock period<br>(Default speed mode)      | 5  | —   | ns   |
|  | SDMMC_CLK clock period<br>(High speed mode)         | 5  | _   | ns   |
|  | SDMMC_CLK_OUT clock<br>period (Identification mode) | 2500   | —   | ns   |
| T <sub>sdmmc_clk_out</sub> (interface output<br>clock) | SDMMC_CLK_OUT clock<br>period (Default speed mode)  | 40   | _   | ns   |
|  | SDMMC_CLK_OUT clock<br>period (High speed mode)     | 20   | —   | ns   |
| T <sub>dutycycle</sub>                                 | SDMMC_CLK_OUT duty cycle                            | 45   | 55  | %    |
| T <sub>d</sub>   | SDMMC_CMD/SDMMC_D<br>output delay                   | $\frac{(T_{sdmmc\_clk} \times drvsel)/2}{-1.23}$   | $\begin{array}{l}(\mathrm{T}_{sdmmc\_clk}\times\texttt{drvsel})/2\\+1.69^{\ (87)}\end{array}$ | ns   |
| T <sub>su</sub>  | Input setup time                                    | $1.05 - (T_{sdmmc_clk} \times smplsel)/2^{(88)}$   | _   | ns   |
| T <sub>h</sub>   | Input hold time                                     | $\frac{(T_{sdmmc\_clk} \times smplsel)}{2^{(88)}}$ | _   | ns   |



<sup>&</sup>lt;sup>(87)</sup> drvsel is the drive clock phase shift select value.

<sup>&</sup>lt;sup>(88)</sup> smplsel is the sample clock phase shift select value.

## Figure 1-15: MDIO Timing Diagram



## I<sup>2</sup>C Timing Characteristics

## Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

| Symbol                | Description                                       | Standar | Standard Mode Fast Mode |     | Mode | Unit |
|-----------------------|---|---------|-------------------------|-----|------|------|
| Symbol                | Description                                       | Min     | Max                     | Min | Max  | Ont  |
| T <sub>clk</sub>      | Serial clock (SCL) clock period                   | 10      | —                       | 2.5 |      | μs   |
| T <sub>clkhigh</sub>  | SCL high time                                     | 4.7     | —                       | 0.6 |      | μs   |
| T <sub>clklow</sub>   | SCL low time                                      | 4       | —                       | 1.3 |      | μs   |
| T <sub>s</sub>        | Setup time for serial data line (SDA) data to SCL | 0.25    | —                       | 0.1 |      | μs   |
| T <sub>h</sub>        | Hold time for SCL to SDA data                     | 0       | 3.45                    | 0   | 0.9  | μs   |
| T <sub>d</sub>        | SCL to SDA output data delay                      | —       | 0.2                     |     | 0.2  | μs   |
| T <sub>su_start</sub> | Setup time for a repeated start condition         | 4.7     | _                       | 0.6 |      | μs   |
| T <sub>hd_start</sub> | Hold time for a repeated start condition          | 4       | _                       | 0.6 |      | μs   |
| T <sub>su_stop</sub>  | Setup time for a stop condition                   | 4       | _                       | 0.6 | _    | μs   |



## 1-94 Document Revision History

| Term            | Definition                              |
|-----------------|---|
| V <sub>OX</sub> | Output differential cross point voltage |
| W               | High-speed I/O block—Clock boost factor |

## **Document Revision History**

| Date          | Version    | Changes   |
|---------------|------------|---|
| December 2016 | 2016.12.09 | <ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables: <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul> |
| June 2016     | 2016.06.10 | <ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>  |





| Symbol            | Description                    | Condition    | Minimum <sup>(114)</sup> | Typical | Maximum <sup>(114)</sup> | Unit |
|-------------------|--------------------------------|--------------|--------------------------|---------|--------------------------|------|
| VI                | DC input voltage               | _            | -0.5                     | _       | 3.6                      | V    |
| Vo                | Output voltage                 |              | 0                        |         | V <sub>CCIO</sub>        | V    |
| т                 | Operating junction temperature | Commercial   | 0                        |         | 85                       | °C   |
| 1 j               | Operating junction temperature | Industrial   | -40                      | _       | 100                      | °C   |
| t <sub>RAMP</sub> | Power supply ramp time         | Standard POR | 200 µs                   | _       | 100 ms                   |      |
|                   | Fower supply ramp time         | Fast POR     | 200 µs                   | —       | 4 ms                     | —    |

#### **Recommended Transceiver Power Supply Operating Conditions**

#### Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

| Symbol                                   | Description                                       | Minimum <sup>(118)</sup> | Typical | Maximum <sup>(118)</sup> | Unit |
|--|---|--------------------------|---------|--------------------------|------|
| V <sub>CCA_GXBL</sub>                    | Transceiver channel DLL nevver supply (left side) | 2.85                     | 3.0     | 3.15                     | V    |
| (119), (120)                             | Transceiver channel PLL power supply (left side)  | 2.375                    | 2.5     | 2.625                    | v    |
| V <sub>CCA</sub>                         | Transceiver channel DL newer supply (right side)  | 2.85                     | 3.0     | 3.15                     | V    |
| GXBR <sup>(119)</sup> , <sup>(120)</sup> | Transceiver channel FLL power supply (fight side) | 2.375                    | 2.625   |                          |      |
| V <sub>CCHIP_L</sub>                     | Transceiver hard IP power supply (left side)      | 0.82                     | 0.85    | 0.88                     | V    |
| V <sub>CCHSSI_L</sub>                    | Transceiver PCS power supply (left side)          | 0.82                     | 0.85    | 0.88                     | V    |
| V <sub>CCHSSI_R</sub>                    | Transceiver PCS power supply (right side)         | 0.82                     | 0.85    | 0.88                     | V    |

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(118)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(120)</sup> When using ATX PLLs, the supply must be 3.0 V.



<sup>(119)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

| Symbol | Description   | V <sub>CCIO</sub> (V) | Typical | Unit |
|--------|---|-----------------------|---------|------|
|        |   | 3.0                   | 0.0297  |      |
|        |   | 2.5                   | 0.0344  |      |
| dR/dV  | OCT variation with voltage without re-calibration     | 1.8                   | 0.0499  | %/mV |
|        |   | 1.5                   | 0.0744  |      |
|        |   | 1.2                   | 0.1241  |      |
|        |   | 3.0                   | 0.189   |      |
|        |   | 2.5                   | 0.208   |      |
| dR/dT  | OCT variation with temperature without re-calibration | 1.8                   | 0.266   | %/°C |
|        |   | 1.5                   | 0.273   |      |
|        |   | 1.2                   | 0.317   |      |

## Pin Capacitance

## Table 2-13: Pin Capacitance for Arria V GZ Devices

| Symbol             | Description  | Maximum | Unit |
|--------------------|--|---------|------|
| C <sub>IOTB</sub>  | Input capacitance on the top and bottom I/O pins                 | 6       | pF   |
| C <sub>IOLR</sub>  | Input capacitance on the left and right I/O pins                 | 6       | pF   |
| C <sub>OUTFB</sub> | Input capacitance on dual-purpose clock output and feedback pins | 6       | pF   |



#### Table 2-19: Differential SSTL I/O Standards for Arria V GZ Devices

| I/O Standard            |       | $V_{CCIO}(V)$ |       | V <sub>SWING(DC)</sub> (V) |                            | V <sub>X(AC)</sub> (V)          |                      |                                 |   | V <sub>SWING(AC)</sub> (V) |
|-------------------------|-------|---------------|-------|----------------------------|----------------------------|---------------------------------|----------------------|---------------------------------|---|----------------------------|
|                         | Min   | Тур           | Max   | Min                        | Max                        | Min                             | Тур                  | Max                             | Min   | Max                        |
| SSTL-2 Class I,<br>II   | 2.375 | 2.5           | 2.625 | 0.3                        | V <sub>CCIO</sub><br>+ 0.6 | V <sub>CCIO</sub> /2<br>- 0.2   |                      | V <sub>CCIO</sub> /2<br>+ 0.2   | 0.62  | $V_{CCIO} + 0.6$           |
| SSTL-18 Class I,<br>II  | 1.71  | 1.8           | 1.89  | 0.25                       | V <sub>CCIO</sub><br>+ 0.6 | V <sub>CCIO</sub> /2<br>- 0.175 | _                    | V <sub>CCIO</sub> /2<br>+ 0.175 | 0.5   | $V_{CCIO} + 0.6$           |
| SSTL-15 Class I,<br>II  | 1.425 | 1.5           | 1.575 | 0.2                        | (127)                      | V <sub>CCIO</sub> /2<br>- 0.15  |                      | V <sub>CCIO</sub> /2<br>+ 0.15  | 0.35  | _                          |
| SSTL-135<br>Class I, II | 1.283 | 1.35          | 1.45  | 0.2                        | (127)                      | V <sub>CCIO</sub> /2<br>- 0.15  | V <sub>CCIO</sub> /2 | V <sub>CCIO</sub> /2<br>+ 0.15  | 2(V <sub>IH(AC)</sub><br>- V <sub>REF</sub> ) | $2(V_{IL(AC)} - V_{REF})$  |
| SSTL-125<br>Class I, II | 1.19  | 1.25          | 1.31  | 0.18                       | (127)                      | V <sub>CCIO</sub> /2<br>- 0.15  | V <sub>CCIO</sub> /2 | V <sub>CCIO</sub> /2<br>+ 0.15  | 2(V <sub>IH(AC)</sub><br>- V <sub>REF</sub> ) | _                          |
| SSTL-12<br>Class I, II  | 1.14  | 1.2           | 1.26  | 0.18                       |                            | V <sub>REF</sub><br>-0.15       | V <sub>CCIO</sub> /2 | V <sub>REF</sub><br>+ 0.15      | -0.30   | 0.30                       |

## Table 2-20: Differential HSTL and HSUL I/O Standards for Arria V GZ Devices

| I/O Standard           |       | ۷ <sub>ccio</sub> (۱ | /)    | V <sub>DIF</sub> | <sub>(DC)</sub> (V) |      | $V_{X(AC)}(V)$ |      | V <sub>CN</sub> | <sub>1(DC)</sub> (V | )    | V   | <sub>DIF(AC)</sub> (V) |
|------------------------|-------|----------------------|-------|------------------|---------------------|------|----------------|------|-----------------|---------------------|------|-----|------------------------|
|                        | Min   | Тур                  | Max   | Min              | Max                 | Min  | Тур            | Max  | Min             | Тур                 | Max  | Min | Мах                    |
| HSTL-18 Class<br>I, II | 1.71  | 1.8                  | 1.89  | 0.2              | _                   | 0.78 |                | 1.12 | 0.78            | _                   | 1.12 | 0.4 | —                      |
| HSTL-15 Class<br>I, II | 1.425 | 1.5                  | 1.575 | 0.2              | _                   | 0.68 |                | 0.9  | 0.68            |                     | 0.9  | 0.4 | —                      |



 $<sup>^{(127)}</sup>$  The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

| Symbol/Description                          | Conditions                | Trans | Transceiver Speed Grade 2 Transceiver Speed Grade 3 |       |      |     |         | Unit |  |
|---|---------------------------|-------|---|-------|------|-----|---------|------|--|
| Symbol/Description                          | Conditions                | Min   | Тур   | Мах   | Min  | Тур | Мах     |      |  |
|   | VCO post-divider<br>L = 2 | 8000  |   | 12500 | 8000 | _   | 10312.5 | Mbps |  |
| Supported data rate range                   | L = 4                     | 4000  | _   | 6600  | 4000 | _   | 6600    | Mbps |  |
|   | $L = 8^{(155)}$           | 2000  | _   | 3300  | 2000 | _   | 3300    | Mbps |  |
| t <sub>pll_powerdown</sub> <sup>(156)</sup> | _                         | 1     | —   | _     | 1    | _   |         | μs   |  |
| t <sub>pll_lock</sub> <sup>(157)</sup>      | _                         | _     | _   | 10    |      | _   | 10      | μs   |  |

#### **Related Information**

- Arria V Device Overview For more information about device ordering codes.
- Transceiver Clocking in Arria V Devices For more information about clocking ATX PLLs.
- **Dynamic Reconfiguration in Arria V Devices** For more information about reconfiguring ATX PLLs.

## **Fractional PLL**

## Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



<sup>(155)</sup> This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

 $t_{pll_powerdown}$  is the PLL powerdown minimum pulse width.

<sup>(157)</sup>  $t_{pll \ lock}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

| Symbol             | Parameter   | Min    | Тур     | Max        | Unit |
|--------------------|---|--------|---------|------------|------|
| k <sub>VALUE</sub> | Numerator of Fraction   | 128    | 8388608 | 2147483648 | —    |
| f <sub>RES</sub>   | Resolution of VCO frequency ( $f_{INPFD} = 100 \text{ MHz}$ ) | 390625 | 5.96    | 0.023      | Hz   |

#### **Related Information**

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

## **DSP Block Specifications**

## Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

| Mada   | Performar                 | nce     |     | Unit |  |  |  |
|--|---------------------------|---------|-----|------|--|--|--|
| Mode   | C3, I3L                   | C4 I4   |     | Onit |  |  |  |
| Modes using One DSP Block                                      | Modes using One DSP Block |         |     |      |  |  |  |
| Three 9 × 9  | 480                       | 42      | 20  | MHz  |  |  |  |
| One 18 × 18  | 480                       | 420     | 400 | MHz  |  |  |  |
| Two partial $18 \times 18$ (or $16 \times 16$ )                | 480                       | 420 400 |     | MHz  |  |  |  |
| One 27 × 27  | 400                       | 350     |     | MHz  |  |  |  |
| One 36 × 18  | 400                       | 350     |     | MHz  |  |  |  |
| One sum of two $18 \times 18$ (One sum of two $16 \times 16$ ) | 400                       | 350     |     | MHz  |  |  |  |
| One sum of square  | 400                       | 350     |     | MHz  |  |  |  |
| One $18 \times 18$ plus $36 (a \times b) + c$                  | 400                       | 350     |     | MHz  |  |  |  |
| Modes using Two DSP Blocks                                     |                           |         |     |      |  |  |  |
| Three 18 × 18  | 400                       | 350     |     | MHz  |  |  |  |
| One sum of four $18 \times 18$                                 | 380                       | 30      | 00  | MHz  |  |  |  |



#### 2-42 Memory Block Specifications

| Mode –                        | Performar | nce |     | Unit |  |  |
|-------------------------------|-----------|-----|-----|------|--|--|
|                               | C3, I3L   | C4  | 14  | Onit |  |  |
| One sum of two $27 \times 27$ | 380       | 300 | 290 | MHz  |  |  |
| One sum of two $36 \times 18$ | 380       | 300 |     | MHz  |  |  |
| One complex $18 \times 18$    | 400       | 350 |     | MHz  |  |  |
| One 36 × 36                   | 380       | 300 |     | MHz  |  |  |
| Modes using Three DSP Blocks  |           |     |     |      |  |  |
| One complex $18 \times 25$    | 340       | 275 | 265 | MHz  |  |  |
| Modes using Four DSP Blocks   |           |     |     |      |  |  |
| One complex $27 \times 27$    | 350       | 310 |     | MHz  |  |  |

## **Memory Block Specifications**

#### Table 2-36: Memory Block Performance Specifications for Arria V GZ Devices

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to **50%** output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in F<sub>MAX</sub>.

| Memory   | Modo                              | Resources Used |        | Performance |     |     |     | Unit |
|--|-----------------------------------|----------------|--------|-------------|-----|-----|-----|------|
|  | moue                              | ALUTs          | Memory | C3          | C4  | I3L | 14  | Onit |
|  | Single port, all supported widths | 0              | 1      | 400         | 315 | 400 | 315 | MHz  |
| MLAB<br>Simple dual-port, x32/x64 depth<br>Simple dual-port, x16 depth <sup>(178)</sup><br>ROM, all supported widths | Simple dual-port, x32/x64 depth   | 0              | 1      | 400         | 315 | 400 | 315 | MHz  |
|  | Simple dual-port, x16 depth (178) | 0              | 1      | 533         | 400 | 533 | 400 | MHz  |
|  | ROM, all supported widths         | 0              | 1      | 500         | 450 | 500 | 450 | MHz  |

<sup>(178)</sup> The F<sub>MAX</sub> specification is only achievable with Fitter options, **MLAB Implementation In 16-Bit Deep Mode** enabled.



#### 2-44 Periphery Performance

| Description           | Min   | Тур   | Мах   | Unit |
|-----------------------|-------|-------|-------|------|
| Diode ideality factor | 1.006 | 1.008 | 1.010 | —    |

## **Periphery Performance**

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

**Note:** The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## High-Speed I/O Specification

**High-Speed Clock Specifications** 

#### Table 2-39: High-Speed Clock Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

Arria V GZ devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 230 Mbps
- True mini-LVDS output standard with data rates of up to 340 Mbps



#### Table 2-55: DCLK-to-DATA[] Ratio for Arria V GZ Devices

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
|                      | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 1                    |
| 111 ×0               | Enabled       | Disabled        | 2                    |
|                      | Enabled       | Enabled         | 2                    |
| FPP ×16              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 2                    |
|                      | Enabled       | Disabled        | 4                    |
|                      | Enabled       | Enabled         | 4                    |
| FPP ×32              | Disabled      | Disabled        | 1                    |
|                      | Disabled      | Enabled         | 4                    |
|                      | Enabled       | Disabled        | 8                    |
|                      | Enabled       | Enabled         | 8                    |





#### 2-64 FPP Configuration Timing when DCLK to DATA[] > 1

| Symbol              | Parameter   | Minimum  | Maximum | Unit |
|---------------------|---|--|---------|------|
| t <sub>CD2CU</sub>  | CONF_DONE high to CLKUSR enabled                  | $4 \times \text{maximum DCLK}$ period                              | _       | —    |
| t <sub>CD2UMC</sub> | CONF_DONE high to user mode with CLKUSR option on | t <sub>CD2CU</sub> +<br>(8576 × CLKUSR<br>period) <sup>(215)</sup> |         | _    |

#### **Related Information**

- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 2-57
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





<sup>&</sup>lt;sup>(215)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

#### 2-70 Remote System Upgrades Circuitry Timing Specification

#### Table 2-62: Uncompressed .rbf Sizes for Arria V GZ Devices

| Variant    | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) <sup>(223)</sup> |
|------------|-------------|--------------------------------|---|
| Arria V GZ | E1          | 137,598,880                    | 562,208                                 |
|            | E3          | 137,598,880                    | 562,208                                 |
|            | E5          | 213,798,880                    | 561,760                                 |
|            | E7          | 213,798,880                    | 561,760                                 |

#### Table 2-63: Minimum Configuration Time Estimation for Arria V GZ Devices

|            |             | Active Serial <sup>(224)</sup> |            | Fast Passive Parallel <sup>(225)</sup> |       |            |                         |
|------------|-------------|--------------------------------|------------|--|-------|------------|-------------------------|
| Variant Me | Member Code | Width                          | DCLK (MHz) | Min Config Time<br>(ms)                | Width | DCLK (MHz) | Min Config Time<br>(ms) |
|            | E1          | 4                              | 100        | 344                                    | 32    | 100        | 43                      |
| Arrio V CZ | E3          | 4                              | 100        | 344                                    | 32    | 100        | 43                      |
|            | E5          | 4                              | 100        | 534                                    | 32    | 100        | 67                      |
|            | E7          | 4                              | 100        | 534                                    | 32    | 100        | 67                      |

## **Remote System Upgrades Circuitry Timing Specification**

## Table 2-64: Remote System Upgrade Circuitry Timing Specifications

| Parameter                                 | Minimum | Maximum | Unit |
|---|---------|---------|------|
| t <sub>RU_nCONFIG</sub> <sup>(226)</sup>  | 250     | _       | ns   |
| t <sub>RU_nRSTIMER</sub> <sup>(227)</sup> | 250     | _       | ns   |

<sup>(223)</sup> The IOCSR **.rbf** size is specifically for the Configuration via Protocol (CvP) feature.

<sup>(224)</sup> DCLK frequency of 100 MHz using external CLKUSR.

<sup>(225)</sup> Max FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

