



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	7362
Number of Logic Elements/Cells	156000
Total RAM Bits	11746304
Number of I/O	416
Number of Gates	-
Voltage - Supply	1.12V ~ 1.18V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	896-BBGA, FCBGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma3d4f31i3g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Transceiver Power Supply Operating Conditions

Table 1-4: Transceiver Power Supply Operating Conditions for Arria V Devices

Symbol	Description	Minimum ⁽⁵⁾	Typical	Maximum ⁽⁵⁾	Unit
V _{CCA_GXBL}	Transceiver high voltage power (left side)	2.375	2.500	2.625	V
V _{CCA_GXBR}	Transceiver high voltage power (right side)	2.373	2.300	2.023	V
V _{CCR_GXBL}	GX and SX speed grades—receiver power (left side)	1.08/1.12	1.1/1.15(6)	1.14/1.18	V
V _{CCR_GXBR}	GX and SX speed grades—receiver power (right side)	1.00/1.12	1.1/1.13	1.14/1.10	v
V _{CCR_GXBL}	GT and ST speed grades—receiver power (left side)	1.17	1.20	1.23	V
V _{CCR_GXBR}	GT and ST speed grades—receiver power (right side)	1.17	1.20	1.23	V
V _{CCT_GXBL}	GX and SX speed grades—transmitter power (left side)	1.08/1.12	1.1/1.15 ⁽⁶⁾	1.14/1.18	V
V _{CCT_GXBR}	GX and SX speed grades—transmitter power (right side)	1.06/1.12	1.1/1.13	1.14/1.10	V
V _{CCT_GXBL}	GT and ST speed grades—transmitter power (left side)	1.17	1.20	1.23	V
V _{CCT_GXBR}	GT and ST speed grades—transmitter power (right side)	1.17	1.20	1.23	V
V _{CCH_GXBL}	Transmitter output buffer power (left side)	1 425	1 500	1 575	V
V _{CCH_GXBR}	Transmitter output buffer power (right side)	1.425	1.500	1.575	V

⁽⁵⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



⁽⁶⁾ For data rate <= 3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.

Combal/Daggrintian	Condition	Transc	eiver Speed G	rade 4	Transc	Unit		
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾	_	100	_	_	100	_	_	mV
V _{ICM} (AC coupled)	_	_	0.7/0.75/ 0.8 ⁽³¹⁾	_	_	0.7/0.75/ 0.8 ⁽³¹⁾	_	mV
V _{ICM} (DC coupled)	≤ 3.2Gbps ⁽³²⁾	670	700	730	670	700	730	mV
	85- Ω setting	_	85	_	_	85	_	Ω
Differential on-chip	100- $Ω$ setting	_	100	_	_	100	_	Ω
termination resistors	120- $Ω$ setting	_	120	_	_	120	_	Ω
	150- Ω setting	_	150	_	_	150	_	Ω
t _{LTR} ⁽³³⁾	_	_	_	10	_	_	10	μs
t _{LTD} ⁽³⁴⁾	_	4	_	_	4	_	_	μs
t _{LTD_manual} (35)	_	4	_	_	4	_	_	μs
t _{LTR_LTD_manual} (36)	_	15	_	_	15	_	_	μs
Programmable ppm detector ⁽³⁷⁾	_		±62.5, 100, 125, 200, 250, 300, 500, and 1000					

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



The AC coupled $V_{ICM} = 700$ mV for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750$ mV for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.


 $^{^{(33)}}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

⁽³⁴⁾ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

Figure 1-16: I²C Timing Diagram



NAND Timing Characteristics

Table 1-60: NAND ONFI 1.0 Timing Requirements for Arria V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing registers provided in the NAND controller.

Symbol	Description	Min	Max	Unit
$T_{wp}^{(89)}$	Write enable pulse width	10	_	ns
T _{wh} ⁽⁸⁹⁾	Write enable hold time	7	_	ns
$T_{rp}^{(89)}$	Read enable pulse width	10		ns
$T_{reh}^{(89)}$	Read enable hold time	7	_	ns
$T_{clesu}^{(89)}$	Command latch enable to write enable setup time	10	_	ns
T _{cleh} ⁽⁸⁹⁾	Command latch enable to write enable hold time	5	_	ns
T _{cesu} ⁽⁸⁹⁾	Chip enable to write enable setup time	15	_	ns
$T_{ceh}^{(89)}$	Chip enable to write enable hold time	5	_	ns
T _{alesu} (89)	Address latch enable to write enable setup time	10	_	ns
T _{aleh} ⁽⁸⁹⁾	Address latch enable to write enable hold time	5	_	ns
$T_{dsu}^{(89)}$	Data to write enable setup time	10	_	ns

⁽⁸⁹⁾ Timing of the NAND interface is controlled through the NAND configuration registers.

Arria V GX, GT, SX, and ST Device Datasheet



HPS JTAG Timing Specifications

Table 1-62: HPS JTAG Timing Parameters and Values for Arria V Devices

Symbol	Description	Min	Max	Unit
t_{JCP}	TCK clock period	30	_	ns
t _{JCH}	TCK clock high time	14	_	ns
$t_{ m JCL}$	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	_	ns
$t_{ m JPCO}$	JTAG port clock to output	_	12 ⁽⁹⁰⁾	ns
t_{JPZX}	JTAG port high impedance to valid output	_	14 ⁽⁹⁰⁾	ns
$t_{ m JPXZ}$	JTAG port valid output to high impedance	_	14 ⁽⁹⁰⁾	ns

Configuration Specifications

This section provides configuration specifications and timing for Arria V devices.

POR Specifications

Table 1-63: Fast and Standard POR Delay Specification for Arria V Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 ⁽⁹¹⁾	ms

 $^{^{(90)}}$ A 1-ns adder is required for each V_{CCIO_HPS} voltage step down from 3.0 V. For example, t_{JPCO} = 13 ns if V_{CCIO_HPS} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



⁽⁹¹⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

Symbol	Parameter	Minimum	Maximum	Unit
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (T_{init} × CLKUSR period)	_	_
T _{init}	Number of clock cycles required for device initialization	8,576	_	Cycles

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

AS Configuration Timing

Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding <code>nstatus</code> low.

Symbol	Parameter	Minimum	Maximum	Unit
t_{CO}	DCLK falling edge to the AS_DATAO/ASDO output	_	2	ns
t _{SU}	Data setup time before the falling edge on DCLK	1.5	_	ns
t _{DH}	Data hold time after the falling edge on DCLK	0		ns
t _{CD2UM}	CONF_DONE high to user mode	175	437	μs
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (T_{init} × CLKUSR period)	_	_
$T_{\rm init}$	Number of clock cycles required for device initialization	8,576	_	Cycles

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Description	Condition	Minimum ⁽¹¹⁴⁾	Typical	Maximum ⁽¹¹⁴⁾	Unit
V_{CCPT}	Power supply for programmable power technology	_	1.45	1.50	1.55	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	V
V _{CCPD} (116	I/O pre-driver (3.0 V) power supply	_	2.85	3.0	3.15	V
)	I/O pre-driver (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	_	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	_	1.71	1.8	1.89	V
V_{CCIO}	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	_	1.283	1.35	1.45	V
	I/O buffers (1.25 V) power supply	_	1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	_	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply	_	2.85	2.375 2.5 2.625 2.85 3.0 3.15 2.375 2.5 2.625 2.85 3.0 3.15 2.375 2.5 2.625 1.71 1.8 1.89 1.425 1.5 1.575 1.283 1.35 1.45 1.19 1.25 1.31 1.14 1.2 1.26	V	
V_{CCPGM}	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V _{CCA} _	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V _{CCD} FPLL	PLL digital voltage regulator power supply		1.45	1.5	1.55	V
V _{CCBAT} (117	Battery back-up power supply (For design security volatile key register)	_	1.2	_	3.0	V

⁽¹¹⁴⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



 V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.

⁽¹¹⁷⁾ If you do not use the design security feature in Arria V GZ devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Arria V GZ power-on-reset (POR) circuitry monitors V_{CCBAT}. Arria V GZ devices do not exit POR if V_{CCBAT} is not powered up.

Symbol	Description	Condition	Minimum ⁽¹¹⁴⁾	Typical	Maximum ⁽¹¹⁴⁾	Unit
V_{I}	DC input voltage	_	-0.5	_	3.6	V
V_{O}	Output voltage	_	0	_	V _{CCIO}	V
Т_	Operating junction temperature	Commercial	0	_	85	°C
1 J		Industrial	-40	_	100	°C
t	Davisa sumaku nama timas	Standard POR	200 μs	_	100 ms	_
t _{RAMP}	Power supply ramp time	Fast POR	200 μs	_	4 ms	_

Recommended Transceiver Power Supply Operating Conditions

Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

Symbol	Description	Minimum ⁽¹¹⁸⁾	Typical	Maximum ⁽¹¹⁸⁾	Unit
V_{CCA_GXBL}	Transceiver channel PLL power supply (left side)	2.85	3.0	3.15	V
(119), (120)	Transcerver channel FLL power supply (left side)	2.375	2.5	2.625	v
V _{CCA} _GXBR (119), (120)	Transceiver channel PLL power supply (right side)	2.85	3.0	3.15	V
GXBR (119), (120)	Transcerver channel FLL power supply (fight side)	2.375	2.5	2.625	v
V _{CCHIP_L}	Transceiver hard IP power supply (left side)	0.82	0.85	0.88	V
V _{CCHSSI_L}	Transceiver PCS power supply (left side)	0.82	0.85	0.88	V
V _{CCHSSI_R}	Transceiver PCS power supply (right side)	0.82	0.85	0.88	V

⁽¹¹⁴⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Altera Corporation

Arria V GZ Device Datasheet



⁽¹¹⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

⁽¹²⁰⁾ When using ATX PLLs, the supply must be 3.0 V.

Bus Hold Specifications

Table 2-9: Bus Hold Parameters for Arria V GZ Devices

			V _{ccio}										
Parameter	Symbol	Conditions	1.2	2 V	1.5	5 V	1.8	8 V	2.	5 V	3.0	V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I_{SUSL}	V _{IN} > V _{IL} (maximum)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μΑ
High sustaining current	I_{SUSH}	$\begin{aligned} V_{IN} < V_{IH} \\ (minimum) \end{aligned}$	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Low overdrive current	I_{ODL}	$0V < V_{IN} < V_{CCIO}$	_	120	_	160	_	200	_	300	_	500	μА
High overdrive current	I_{ODH}	0V < V _{IN} < V _{CCIO}	_	-120	_	-160	_	-200	_	-300	_	-500	μΑ
Bus-hold trip point	V _{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.

Altera Corporation

Arria V GZ Device Datasheet



Symbol	Description	Conditions	Resistance	Tolerance	Unit
Зушьог	Description	Conditions		C4, I4	Offic
25- Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.8 and 1.5 V	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	$V_{CCIO} = 1.2 \text{ V}$	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.8 and 1.5 V	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	$V_{CCIO} = 1.2 \text{ V}$	±50	±50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	$V_{CCIO} = 2.5 \text{ V}$	±25	±25	%

Figure 2-1: OCT Variation Without Re-Calibration for Arria V GZ Devices

$$R_{OCT} = R_{SCAL} \left(1 + \left(\frac{dR}{dT} \times \triangle T \right) \pm \left(\frac{dR}{dV} \times \triangle V \right) \right)$$

Notes:

- 1. The R_{OCT} value shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- 2. R_{SCAI} is the OCT resistance value at power-up.
- 3. ΔT is the variation of temperature with respect to the temperature at power-up.
- 4. ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- 5. dR/dT is the percentage change of R_{SCAL} with temperature.
- 6. dR/dV is the percentage change of R_{SCAI} with voltage.

Table 2-12: OCT Variation after Power-Up Calibration for Arria V GZ Devices

Valid for a V_{CCIO} range of ±5% and a temperature range of 0° to 85°C.

Altera Corporation Arria V GZ Device Datasheet



Symbol	Description	V _{CCIO} (V)	Typical	Unit
		3.0	0.0297	
		2.5	0.0344	
dR/dV	OCT variation with voltage without re-calibration	1.8	0.0499	%/mV
		1.5	0.0744	
		1.2	0.1241	
		3.0	0.189	
		2.5	0.208	
dR/dT	OCT variation with temperature without re-calibration	1.8	0.266	%/°C
		1.5	0.273	
		1.2	0.317	

Pin Capacitance

Table 2-13: Pin Capacitance for Arria V GZ Devices

Symbol	Description	Maximum	Unit
C_{IOTB}	Input capacitance on the top and bottom I/O pins	6	pF
C_{IOLR}	Input capacitance on the left and right I/O pins	6	pF
C_{OUTFB}	Input capacitance on dual-purpose clock output and feedback pins	6	pF



I/O Standard Specifications

The V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL} , respectively.

Table 2-16: Single-Ended I/O Standards for Arria V GZ Devices

I/O Standard		V _{CCIO} (V)		V _{II}	_(V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL} (mA)	I _{OH} (mA)
i/O Staildaid	Min	Тур	Max	Min	Max	Min	Max	Max	Min	IOL (IIIA)	IOH (IIIA)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{\rm CCIO}$	$0.65 \times V_{\rm CCIO}$	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{\rm CCIO}$	$0.65 \times V_{\rm CCIO}$	V _{CCIO} + 0.3	$\begin{array}{c} 0.25 \times \\ V_{\rm CCIO} \end{array}$	$0.75 \times V_{\text{CCIO}}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$\begin{array}{c} 0.35 \times \\ V_{\rm CCIO} \end{array}$	$0.65 \times V_{\rm CCIO}$	V _{CCIO} + 0.3	$\begin{array}{c} 0.25 \times \\ V_{\rm CCIO} \end{array}$	$0.75 \times V_{\text{CCIO}}$	2	-2

Table 2-17: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria V GZ Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)		
1/O Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$\begin{array}{c} 0.5 \times \\ V_{\rm CCIO} \end{array}$	$0.51 \times V_{\rm CCIO}$	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$\begin{array}{c} 0.5 \times \\ V_{\rm CCIO} \end{array}$	$0.51 \times V_{\rm CCIO}$	$\begin{array}{c} 0.49 \times \\ V_{CCIO} \end{array}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	



AV-51002 2017.02.10

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
3yiiiboi/Description		Min	Тур	Max	Min	Тур	Max	Offic
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz

Related Information

Arria V Device Overview

For more information about device ordering codes.

Receiver

Table 2-24: Receiver Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5	-V PCML,	LVPECL, a	and LVDS				
Data rate (Standard PCS) (143), (144)	_	600	_	9900	600	_	8800	Mbps
Data rate (10G PCS) (143), (144)	_	600	_	12500	600	_	10312.5	Mbps
Absolute V_{MAX} for a receiver pin $^{(145)}$	_	_	_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	V

⁽¹⁴³⁾ The line data rate may be limited by PCS-FPGA interface speed grade.

Altera Corporation Arria V GZ Device Datasheet



 $^{^{(144)}}$ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

⁽¹⁴⁵⁾ The device cannot tolerate prolonged operation at this absolute maximum.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	eiver Spee	ed Grade 3	Unit
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
$\label{eq:maximum peak-to-peak differential} \\ input voltage \ V_{ID} \ (diff \ p-p) \ before \\ device \ configuration$	_	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after	$V_{CCR_GXB} = 1.0 \text{ V}$ $(V_{ICM} = 0.75 \text{ V})$	_	_	1.8	_	_	1.8	V
device configuration (146)	$V_{\text{CCR_GXB}} = 0.85 \text{ V}$ $(V_{\text{ICM}} = 0.6 \text{ V})$	_	_	2.4	_	_	2.4	V
Minimum differential eye opening at receiver serial input pins (147)(148)	_	85	_	_	85	_	_	mV
	85– Ω setting	_	85 ± 30%	_	_	85 ± 30%	_	Ω
Differential on-chip termination	100–Ω setting	_	100 ± 30%	_	_	100 ± 30%	_	Ω
resistors	120–Ω setting	_	120 ± 30%	_	_	120 ± 30%	_	Ω
	150–Ω setting	_	150 ± 30%	_	_	150 ± 30%	_	Ω



The maximum peak to peak differential input voltage V_{ID} after device configuration is equal to $4 \times$ (absolute V_{MAX} for receiver pin - V_{ICM}).

The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

⁽¹⁴⁸⁾ Minimum eye opening of 85 mV is only for the unstressed input eye condition.

CMU PLL

Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	Unit		
	Conditions	Min	Тур	Max	Min	Тур	Max	- Offic
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t _{pll_powerdown} (153)	_	1	_	_	1	_	_	μs
$t_{\mathrm{pll_lock}}^{(154)}$	_		_	10	_	_	10	μs

Related Information

Arria V Device Overview

For more information about device ordering codes.

ATX PLL

Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.



 $t_{\text{pll_powerdown}}$ is the PLL powerdown minimum pulse width.

⁽¹⁵⁴⁾ t_{pll lock} is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

		ATX PLL			CMU PLL (161)			fPLL	
Clock Network	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_
xN (Native PHY IP)	8.0	8.01 to 9.8304	Up to 13 channels above and below PLL Up to 7 channels above and below PLL	7.99	7.99	Up to 13 channels above and below PLL	3.125	3.125	Up to 13 channels above and below PLL

Standard PCS Data Rate

Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices

The maximum data rate is also constrained by the transceiver speed grade. Refer to the "Commercial and Industrial Speed Grade Offering for Arria V GZ Devices" table for the transceiver speed grade.

Mode (164) Transceiver Speed Grade	PMA Width	20	20	16	16	10	10	8	8	
	PCS/Core Width	40	20	32	16	20	10	16	8	
FIFO	2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76
THO	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

Altera Corporation

Arria V GZ Device Datasheet



⁽¹⁶⁴⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Core Performance Specifications

Clock Tree Specifications

Table 2-33: Clock Tree Performance for Arria V GZ Devices

Symbol	Perfor	Unit	
Зунівої	C3, I3L	C4, I4	Offic
Global and Regional Clock	650	580	MHz
Periphery Clock	500	500	MHz

PLL Specifications

Table 2-34: PLL Specifications for Arria V GZ Devices

Symbol	Parameter	Min	Тур	Max	Unit
f _{IN} ⁽¹⁶⁷⁾	Input clock frequency (C3, I3L speed grade)	5	_	800	MHz
	Input clock frequency (C4, I4 speed grade)	5	_	650	MHz
f _{INPFD}	Input frequency to the PFD	5	_	325	MHz
$f_{ m FINPFD}$	Fractional Input clock frequency to the PFD	50	_	160	MHz
f _{VCO} (168)	PLL VCO operating range (C3, I3L speed grade)	600	_	1600	MHz
	PLL VCO operating range (C4, I4 speed grade)	600	_	1300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	40	_	60	%

⁽¹⁶⁷⁾ This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.



⁽¹⁶⁸⁾ The VCO frequency reported by the Quartus II software in the **PLL Usage Summary** section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

JTAG Configuration Specifications

Table 2-54: JTAG Timing Parameters and Values for Arria V GZ Devices

Symbol	Description	Min	Max	Unit
t_{JCP}	TCK clock period	30	_	ns
t_{JCP}	TCK clock period	167 (203)	_	ns
t _{JCH}	TCK clock high time	14	_	ns
$t_{ m JCL}$	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t_{JPH}	JTAG port hold time	5	_	ns
$t_{ m JPCO}$	JTAG port clock to output	_	11 (204)	ns
$t_{ m JPZX}$	JTAG port high impedance to valid output	_	14 (204)	ns
t_{JPXZ}	JTAG port valid output to high impedance	_	14 (204)	ns

Fast Passive Parallel (FPP) Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.



⁽²⁰³⁾ The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

 $^{^{(204)}}$ A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, $t_{JPCO} = 12$ ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

Related Information

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Initialization

Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles	
Internal Oscillator	AS, PS, FPP	12.5		
CLKUSR (222)	PS, FPP	125	8576	
CLKUSR	AS	100	83/0	
DCLK	PS, FPP	125		

Configuration Files

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.



⁽²²¹⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Related Information

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices
 For more information about the reconfiguration input for the ALTREMOTE_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices
 For more information about the reset_timer input for the ALTREMOTE_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

User Watchdog Internal Oscillator Frequency Specification

Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

Arria V Devices Documentation page

For the Excel-based I/O Timing spreadsheet



⁽²²⁶⁾ This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

⁽²²⁷⁾ This is equivalent to strobing the reset_timer input of the ALTREMOTE_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

