
Intel - <u>5AGXMA3D6F31C6N Datasheet</u>



E·XFI

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 7362 |
| Number of Logic Elements/Cells | 156000 |
| Total RAM Bits | 11746304 |
| Number of I/O | 416 |
| Number of Gates | |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 896-BBGA, FCBGA |
| Supplier Device Package | 896-FBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxma3d6f31c6n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol | Description | Condition | Minimum ⁽¹⁾ | Typical | Maximum ⁽¹⁾ | Unit |
|----------------------------------|--|--------------|------------------------|---------|------------------------|------|
| | | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| | | 3.0 V | 2.85 | 3.0 | 3.15 | V |
| | | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| V | I/O buffers power supply | 1.8 V | 1.71 | 1.8 | 1.89 | V |
| V _{CCIO} | 1/O builets power supply | 1.5 V | 1.425 | 1.5 | 1.575 | V |
| | | 1.35 V | 1.283 | 1.35 | 1.418 | V |
| | | 1.25 V | 1.19 | 1.25 | 1.31 | V |
| | | 1.2 V | 1.14 | 1.2 | 1.26 | V |
| V _{CCD_FPLL} | PLL digital voltage regulator power supply | _ | 1.425 | 1.5 | 1.575 | V |
| V _{CCA_FPLL} | PLL analog voltage regulator power supply | _ | 2.375 | 2.5 | 2.625 | V |
| VI | DC input voltage | — | -0.5 | | 3.6 | V |
| V _O | Output voltage | — | 0 | | V _{CCIO} | V |
| | Operating junction temperature | Commercial | 0 | | 85 | °C |
| TJ | | Industrial | -40 | | 100 | °C |
| t (4) | Power supply ramp time | Standard POR | 200 µs | | 100 ms | _ |
| t _{RAMP} ⁽⁴⁾ | | Fast POR | 200 µs | | 4 ms | |



⁽¹⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁴⁾ This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when HPS_PORSEL = 0 and t_{RAMP} specifications for fast POR when HPS_PORSEL = 1.

| Symbol | Description | Condition | Minimum ⁽⁷⁾ | Typical | Maximum ⁽⁷⁾ | Unit |
|--------|-------------------------------------|-----------|------------------------|---------|------------------------|------|
| | HPS auxiliary power supply | _ | 2.375 | 2.5 | 2.625 | V |

Related Information

Recommended Operating Conditions on page 1-4 Provides the steady-state voltage values for the FPGA portion of the device.

DC Characteristics

Supply Current and Power Consumption

Altera offers two ways to estimate power for your design-the Excel-based Early Power Estimator (EPE) and the Quartus® Prime PowerPlay Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus Prime PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-androute. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

Related Information

- PowerPlay Early Power Estimator User Guide Provides more information about power estimation tools.
- PowerPlay Power Analysis chapter, Quartus Prime Handbook Provides more information about power estimation tools.

Altera Corporation



⁽⁷⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

1-40 Transceiver Compliance Specification

| Quartus Prime 1st | | | Quar | tus Prime V _{OD} Se | etting | | | |
|-----------------------------------|-------------|-------------|-------------|------------------------------|-------------|-------------|--------------|------|
| Post Tap Pre- Emphasis Setting | 10 (200 mV) | 20 (400 mV) | 30 (600 mV) | 35 (700 mV) | 40 (800 mV) | 45 (900 mV) | 50 (1000 mV) | Unit |
| 16 | _ | _ | 9.56 | 7.73 | 6.49 | | _ | dB |
| 17 | _ | _ | 10.43 | 8.39 | 7.02 | | _ | dB |
| 18 | _ | | 11.23 | 9.03 | 7.52 | | _ | dB |
| 19 | _ | | 12.18 | 9.7 | 8.02 | | _ | dB |
| 20 | _ | _ | 13.17 | 10.34 | 8.59 | _ | _ | dB |
| 21 | _ | _ | 14.2 | 11.1 | — | _ | _ | dB |
| 22 | _ | | 15.38 | 11.87 | | | _ | dB |
| 23 | _ | _ | — | 12.67 | — | | _ | dB |
| 24 | _ | | | 13.48 | _ | | _ | dB |
| 25 | _ | | | 14.37 | — | | _ | dB |
| 26 | _ | _ | _ | | _ | _ | _ | dB |
| 27 | _ | | | | _ | | _ | dB |
| 28 | | | | | | | _ | dB |
| 29 | _ | | | | — | | _ | dB |
| 30 | _ | | | | _ | | _ | dB |
| 31 | | | | | | | — | dB |

Related Information

SPICE Models for Altera Devices

Provides the Arria V HSSI HSPICE models.

Transceiver Compliance Specification

The following table lists the physical medium attachment (PMA) specification compliance of all supported protocol for Arria V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.



| Protocol | Sub-protocol | Data Rate (Mbps) |
|---|--------------|------------------|
| | SONET 155 | 155.52 |
| SONET | SONET 622 | 622.08 |
| | SONET 2488 | 2,488.32 |
| | GPON 155 | 155.52 |
| Gigabit-capable passive optical network (GPON) | GPON 622 | 622.08 |
| Orgabil-Capable passive optical network (Or ON) | GPON 1244 | 1,244.16 |
| | GPON 2488 | 2,488.32 |
| QSGMII | QSGMII 5000 | 5,000 |

Core Performance Specifications

Clock Tree Specifications

Table 1-35: Clock Tree Specifications for Arria V Devices


| Parameter | | Performance | Unit | |
|---------------------------------|----------|-------------|------|------|
| | -I3, -C4 | –I5, –C5 | -C6 | Onic |
| Global clock and Regional clock | 625 | 625 | 525 | MHz |
| Peripheral clock | 450 | 400 | 350 | MHz |

PLL Specifications

Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.





DLL Frequency Range Specifications

Table 1-43: DLL Frequency Range Specifications for Arria V Devices

| Parameter | -I3, -C4 | -I5, -C5 | -C6 | Unit |
|-------------------------------|-----------|-----------|-----------|------|
| DLL operating frequency range | 200 - 667 | 200 - 667 | 200 - 667 | MHz |

DQS Logic Block Specifications

Table 1-44: DQS Phase Shift Error Specifications for DLL-Delayed Clock (t_{DOS PSERR}) for Arria V Devices

This error specification is the absolute maximum and minimum error.

| Number of DQS Delay Buffer | -I3, -C4 | –I5, –C5 | -C6 | Unit |
|----------------------------|----------|----------|-----|------|
| 2 | 40 | 80 | 80 | ps |



1-80 AS Configuration Timing

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|---|---------|--------|
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLк period | _ | |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × CLKUSR period) | | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

AS Configuration Timing

Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|---|---------|--------|
| t _{CO} | DCLK falling edge to the AS_DATA0/ASDO output | | 2 | ns |
| t _{SU} | Data setup time before the falling edge on DCLK | 1.5 | _ | ns |
| t _{DH} | Data hold time after the falling edge on DCLK | 0 | | ns |
| t _{CD2UM} | CONF_DONE high to user mode | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | 4 × maximum DCLK period | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × Clkusr period) | | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |




| Variant | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) |
|------------|-------------|--------------------------------|------------------------|
| | A1 | 71,015,712 | 439,960 |
| | A3 | 71,015,712 | 439,960 |
| | A5 | 101,740,800 | 446,360 |
| Arria V GX | A7 | 101,740,800 | 446,360 |
| Allia V GA | B1 | 137,785,088 | 457,368 |
| | B3 | 137,785,088 | 457,368 |
| | B5 | 185,915,808 | 463,128 |
| | B7 | 185,915,808 | 463,128 |
| | C3 | 71,015,712 | 439,960 |
| Arria V GT | C7 | 101,740,800 | 446,360 |
| Allia v GI | D3 | 137,785,088 | 457,368 |
| | D7 | 185,915,808 | 463,128 |
| Arria V SX | B3 | 185,903,680 | 450,968 |
| Allia v SA | B5 | 185,903,680 | 450,968 |
| Arria V ST | D3 | 185,903,680 | 450,968 |
| 7111a V 51 | D5 | 185,903,680 | 450,968 |

Minimum Configuration Time Estimation

Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.







| Symbol | Description | Condition | Minimum ⁽¹¹⁴⁾ | Typical | Maximum ⁽¹¹⁴⁾ | Unit |
|-----------------------------------|--|-----------|--------------------------|---------|--------------------------|------|
| V _{CCPT} | Power supply for programmable power technology | _ | 1.45 | 1.50 | 1.55 | V |
| V _{CC_AUX} | Auxiliary supply for the programmable power technology | - | 2.375 | 2.5 | 2.625 | V |
| V _{CCPD} ⁽¹¹⁶ | I/O pre-driver (3.0 V) power supply | _ | 2.85 | 3.0 | 3.15 | V |
|) | I/O pre-driver (2.5 V) power supply | _ | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (3.0 V) power supply | | 2.85 | 3.0 | 3.15 | V |
| | I/O buffers (2.5 V) power supply | | 2.375 | 2.5 | 2.625 | V |
| | I/O buffers (1.8 V) power supply | _ | 1.71 | 1.8 | 1.89 | V |
| V _{CCIO} | I/O buffers (1.5 V) power supply | | 1.425 | 1.5 | 1.575 | V |
| | I/O buffers (1.35 V) power supply | | 1.283 | 1.35 | 1.45 | V |
| | I/O buffers (1.25 V) power supply | | 1.19 | 1.25 | 1.31 | V |
| | I/O buffers (1.2 V) power supply | | 1.14 | 1.2 | 1.26 | V |
| | Configuration pins (3.0 V) power supply | | 2.85 | 3.0 | 3.15 | V |
| V _{CCPGM} | Configuration pins (2.5 V) power supply | | 2.375 | 2.5 | 2.625 | V |
| | Configuration pins (1.8 V) power supply | _ | 1.71 | 1.8 | 1.89 | V |
| V _{CCA} _ | PLL analog voltage regulator power supply | - | 2.375 | 2.5 | 2.625 | V |
| V _{CCD} FPLL | PLL digital voltage regulator power supply | _ | 1.45 | 1.5 | 1.55 | V |
| V _{CCBAT} (117 | Battery back-up power supply (For design security volatile key register) | _ | 1.2 | — | 3.0 | V |

⁽¹¹⁴⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements.
Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



⁽¹¹⁶⁾ V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.

⁽¹¹⁷⁾ If you do not use the design security feature in Arria V GZ devices, connect V_{CCBAT} to a 1.2- to 3.0-V power supply. Arria V GZ power-on-reset (POR) circuitry monitors V_{CCBAT}. Arria V GZ devices do not exit POR if V_{CCBAT} is not powered up.

Bus Hold Specifications

Table 2-9: Bus Hold Parameters for Arria V GZ Devices

| | | | | | | | Vc | CIO | | | | | |
|-------------------------------|-------------------|---|-------|------|-------|------|-------|------|-------|------|-------|------|------|
| Parameter | Symbol | Conditions | 1.2 | 2 V | 1.5 | 5 V | 1.8 | 8 V | 2.5 | 5 V | 3.(|) V | Unit |
| | | | Min | Max | |
| Low sustaining current | I _{SUSL} | V _{IN} > V _{IL} (maximum) | 22.5 | | 25.0 | _ | 30.0 | _ | 50.0 | | 70.0 | | μΑ |
| High sustaining current | I _{SUSH} | V _{IN} < V _{IH} (minimum) | -22.5 | | -25.0 | | -30.0 | _ | -50.0 | | -70.0 | _ | μΑ |
| Low overdrive current | I _{ODL} | $\begin{array}{c} 0\mathrm{V} < \mathrm{V_{IN}} < \\ \mathrm{V_{CCIO}} \end{array}$ | | 120 | _ | 160 | | 200 | | 300 | _ | 500 | μΑ |
| High overdrive current | I _{ODH} | $0V < V_{IN} < V_{CCIO}$ | | -120 | | -160 | _ | -200 | | -300 | _ | -500 | μΑ |
| Bus-hold trip point | V _{TRIP} | _ | 0.45 | 0.95 | 0.50 | 1.00 | 0.68 | 1.07 | 0.70 | 1.70 | 0.80 | 2.00 | V |

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.





| Symbol/Description | Conditions | Trans | ceiver Spee | d Grade 2 | Transc | ed Grade 3 | Unit | |
|--|---|-------|-------------|-----------|--------|------------|------|----|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Мах | |
| | $V_{CCR_GXB} = 0.85 V$ full bandwidth | _ | 600 | _ | _ | 600 | _ | mV |
| V _{ICM} (AC and DC coupled) | $V_{CCR_{GXB}} = 0.85 V$ half bandwidth | _ | 600 | | _ | 600 | _ | mV |
| V _{ICM} (AC and DC coupled) | $V_{CCR_{GXB}} = 1.0 V$ full bandwidth | | 700 | _ | | 700 | _ | mV |
| | $V_{CCR_{GXB}} = 1.0 V$ half bandwidth | | 700 | _ | | 700 | _ | mV |
| t _{LTR} ⁽¹⁴⁹⁾ | — | _ | _ | 10 | _ | _ | 10 | μs |
| t _{LTD} ⁽¹⁵⁰⁾ | _ | 4 | | | 4 | _ | | μs |
| t _{LTD_manual} ⁽¹⁵¹⁾ | — | 4 | _ | | 4 | _ | | μs |
| t _{LTR_LTD_manual} ⁽¹⁵²⁾ | _ | 15 | | | 15 | _ | | μs |
| Programmable equalization (AC Gain) | Full bandwidth (6.25 GHz) Half bandwidth (3.125 GHz) | | | 16 | | _ | 16 | dB |

2-26

Receiver



 $^{^{(149)}}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{^{(150)}}$ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

⁽¹⁵¹⁾ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR_LTD_manual}}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.

| Symbol/Description | Conditions | Trans | ceiver Spee | d Grade 2 | Transc | Unit | | |
|----------------------|---------------------|-------|-------------|-----------|--------|------|-----|------|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Max | Onic |
| | DC gain setting = 0 | | 0 | _ | — | 0 | _ | dB |
| | DC gain setting = 1 | — | 2 | _ | | 2 | _ | dB |
| Programmable DC gain | DC gain setting = 2 | | 4 | _ | | 4 | | dB |
| | DC gain setting = 3 | — | 6 | _ | — | 6 | _ | dB |
| | DC gain setting = 4 | _ | 8 | — | _ | 8 | — | dB |

Related Information

Arria V Device Overview

For more information about device ordering codes.

Transmitter

Table 2-25: Transmitter Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

| Symbol/Description | Conditions | Trans | ceiver Spee | d Grade 2 | Transceiver Speed Grade 3 | | | Unit |
|--------------------------|----------------------|-------|-------------|-----------|---------------------------|-----|---------|------|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Мах | Onic |
| Supported I/O Standards | 1.4-V and 1.5-V PCML | | | | | | | |
| Data rate (Standard PCS) | — | 600 | _ | 9900 | 600 | _ | 8800 | Mbps |
| Data rate (10G PCS) | _ | 600 | | 12500 | 600 | _ | 10312.5 | Mbps |



AV-51002 2017.02.10

| Symbol | Parameter | Min | Тур | Мах | Unit |
|--|--|------|-----|--|-----------|
| t _{INCCJ} ⁽¹⁷¹⁾ , ⁽¹⁷²⁾ | Input clock cycle-to-cycle jitter (f_{REF} $\geq 100~MHz)$ | — | _ | 0.15 | UI (p-p) |
| 'INCCJ , , , , , | Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$) | -750 | | +750 | ps (p-p) |
| t our en o (173) | Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | _ | 175 | ps (p-p) |
| t _{outpj_dc} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz) | _ | | 17.5 | mUI (p-p) |
| t _{foutpj_dc} ⁽¹⁷³⁾ | Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | _ | | $250^{(176)}, \\ 175^{(174)}$ | ps (p-p) |
| 4FOUTPJ_DC | Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz) | — | | $25^{(176)}$, 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |
| tournoon = c (173) | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 175 | ps (p-p) |
| t _{OUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} < 100 \text{ MHz}$) | _ | | 17.5 | mUI (p-p) |
| t | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$) | — | | 250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾ | ps (p-p) |
| t _{FOUTCCJ_DC} ⁽¹⁷³⁾ | Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$) | | | $25^{(176)}$, 17.5 ⁽¹⁷⁴⁾ | mUI (p-p) |

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.



⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

AV-51002 2017.02.10

| Symbol | Conditions | C3, I3L | | | | Unit | | | |
|--|--|---------|-----|-----------|-----|------|-----------|------|--|
| Symbol | Conditions | Min | Тур | Мах | Min | Тур | Max | Onic | |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards ⁽¹⁷⁹⁾ | Clock boost factor W = 1 to 40 $^{(180)}$ | 5 | _ | 625 | 5 | | 525 | MHz | |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(180)}$ | 5 | | 625 | 5 | _ | 525 | MHz | |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(180)}$ | 5 | _ | 420 | 5 | _ | 420 | MHz | |
| f _{HSCLK_OUT} (output clock frequency) | _ | 5 | _ | 625 (181) | 5 | — | 525 (181) | MHz | |

Transmitter High-Speed I/O Specifications

Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



 $^{^{(179)}\,}$ This only applies to DPA and soft-CDR modes.

⁽¹⁸⁰⁾ Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

⁽¹⁸¹⁾ This is achieved by using the LVDS clock network.

| Symbol | Conditions | | C3, I3I | | | C4, I4 | | Unit |
|--|---|-------|---------|-------|-------|--------|-------|------|
| Symbol | Conditions | Min | Тур | Мах | Min | Тур | Max | Onit |
| True Differential I/O Standards - f _{HSDR} (data rate) | SERDES factor J = 3 to 10 (182), (183) | (184) | _ | 1250 | (184) | _ | 1050 | Mbps |
| | SERDES factor $J \ge 4$ LVDS TX with DPA (185), (186), (187), (188) | (184) | | 1600 | (184) | | 1250 | Mbps |
| | SERDES factor J = 2, uses DDR Registers | (184) | | (189) | (184) | | (189) | Mbps |
| | SERDES factor J = 1, uses SDR Register | (184) | _ | (189) | (184) | | (189) | Mbps |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) (190) | SERDES factor J = 4 to 10 ⁽¹⁹¹⁾ | (184) | | 840 | (184) | | 840 | Mbps |

⁽¹⁸²⁾ If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- ⁽¹⁸⁵⁾ Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- Requires package skew compensation with PCB trace length. (186)
- (187)Do not mix single-ended I/O buffer within LVDS I/O bank.
- Chip-to-chip communication only with a maximum load of 5 pF. (188)
- ⁽¹⁸⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- ⁽¹⁹⁰⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- ⁽¹⁹¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.



⁽¹⁸³⁾ The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹⁸⁴⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

| Symbol | Conditions | | C3, I3L | | | C4, I4 | | Unit | |
|---|---|-------|---------|-------|-------|--------|-------|------|--|
| Symbol | Conditions | Min | Тур | Мах | Min | Тур | Max | Onic | |
| True Differential I/O Standards - f _{HSDRDPA} | SERDES factor $J = 3$ to 10 (192), (193), (194), (195), (196), (197) | 150 | _ | 1250 | 150 | | 1050 | Mbps | |
| | SERDES factor $J \ge 4$ LVDS RX with DPA (193), (195), (196), (197) | 150 | | 1600 | 150 | | 1250 | Mbps | |
| (data rate) | SERDES factor J = 2, uses DDR Registers | (198) | _ | (199) | (198) | _ | (199) | Mbps | |
| | SERDES factor J = 1, uses SDR Register | (198) | | (199) | (198) | | (199) | Mbps | |
| | SERDES factor $J = 3$ to 10 | (198) | — | (200) | (198) | _ | (200) | Mbps | |
| f _{HSDR} (data rate) | SERDES factor J = 2, uses DDR Registers | (198) | — | (199) | (198) | | (199) | Mbps | |
| | SERDES factor J = 1, uses SDR Register | (198) | _ | (199) | (198) | _ | (199) | Mbps | |

 $^{(192)}$ The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹⁹³⁾ Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.

⁽¹⁹⁴⁾ Arria V GZ LVDS serialization and de-serialization factor needs to be x4 and above.

⁽¹⁹⁵⁾ Requires package skew compensation with PCB trace length.

⁽¹⁹⁶⁾ Do not mix single-ended I/O buffer within LVDS I/O bank.

⁽¹⁹⁷⁾ Chip-to-chip communication only with a maximum load of 5 pF.

⁽¹⁹⁸⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

⁽¹⁹⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

⁽²⁰⁰⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.



DPA Mode High-Speed I/O Specifications

Table 2-42: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

| Symbol | Conditions | C3, I3L | | | | Unit | | |
|----------------|------------|---------|-----|-------|-----|------|-------|----|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | |
| DPA run length | _ | | | 10000 | _ | — | 10000 | UI |

Figure 2-3: DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 2-43: DPA Lock Time Specifications for Arria V GZ Devices

The DPA lock time is for one channel.

One data transition is defined as a 0-to-1 or 1-to-0 transition.

The DPA lock time stated in this table applies to both commercial and industrial grade.

| Standard | Training Pattern | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions (201) | Maximum |
|----------|---------------------|--|--|----------------------|
| SPI-4 | 0000000001111111111 | 2 | 128 | 640 data transitions |



⁽²⁰¹⁾ This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

JTAG Configuration Specifications

| Symbol | Description | Min | Max | Unit |
|-------------------------|--|-----------|----------|------|
| t _{JCP} | TCK clock period | 30 | | ns |
| t _{JCP} | TCK clock period | 167 (203) | | ns |
| t _{JCH} | TCK clock high time | 14 | | ns |
| t _{JCL} | TCK clock low time | 14 | | ns |
| t _{JPSU (TDI)} | TDI JTAG port setup time | 2 | _ | ns |
| t _{JPSU (TMS)} | TMS JTAG port setup time | 3 | | ns |
| t _{JPH} | JTAG port hold time | 5 | _ | ns |
| t _{JPCO} | JTAG port clock to output | | 11 (204) | ns |
| t_{JPZX} | JTAG port high impedance to valid output | | 14 (204) | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | — | 14 (204) | ns |

Fast Passive Parallel (FPP) Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Arria V GZ Device Datasheet

Altera Corporation



⁽²⁰³⁾ The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

⁽²⁰⁴⁾ A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, $t_{IPCO} = 12$ ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

| Term | Definition | | |
|------------------------------------|--|--|--|
| t _C | High-speed receiver and transmitter input and output clock period. | | |
| TCCS (channel-to- channel-skew) | The timing difference between the fastest and slowest output edges, including t _{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table). | | |
| t _{DUTY} | High-speed I/O block—Duty cycle on the high-speed transmitter output clock. | | |
| t _{FALL} | Signal high-to-low transition time (80-20%) | | |
| t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input. | | |
| t _{OUTPJ_IO} | Period jitter on the general purpose I/O driven by a PLL. | | |
| t _{OUTPJ_DC} | Period jitter on the dedicated clock output driven by a PLL. | | |
| t _{RISE} | Signal low-to-high transition time (20-80%) | | |
| Timing Unit Interval (TUI) | The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_C/w)$ | | |
| V _{CM(DC)} | DC common mode input voltage. | | |
| V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. | | |
| V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. | | |
| V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. | | |
| V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. | | |
| V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. | | |
| V _{IH(AC)} | High-level AC input voltage | | |
| V _{IH(DC)} | High-level DC input voltage | | |
| V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. | | |
| V _{IL(AC)} | Low-level AC input voltage | | |
| V _{IL(DC)} | Low-level DC input voltage | | |

Altera Corporation



| Date | Version | Changes |
|---------------|---------|--|
| July 2014 | 3.8 | Updated Table 21. Updated Table 22 V_{OCM} (DC Coupled) condition. Updated the DCLK note to Figure 6, Figure 7, and Figure 9. Added note to Table 5 and Table 6. Added the DCLK specification to Table 50. Added note to Table 51. Updated the list of parameters in Table 53. |
| February 2014 | 3.7 | Updated Table 28. |
| December 2013 | 3.6 | Updated Table 2, Table 13, Table 18, Table 19, Table 22, Table 30, Table 33, Table 37, Table 38, Table 45, Table 46, Table 47, Table 56, Table 49. Updated "PLL Specifications". |
| August 2013 | 3.5 | Updated Table 28. |
| August 2013 | 3.4 | Removed Preliminary tags for Table 2, Table 4, Table 5, Table 14, Table 27, Table 28, Table 29, Table 31, Table 32, Table 43, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, and Table 54. Updated Table 2 and Table 28. |
| June 2013 | 3.3 | Updated Table 23, Table 28, Table 51, and Table 55. |
| May 2013 | 3.2 | Added Table 23. Updated Table 5, Table 22, Table 26, and Table 57. Updated Figure 6, Figure 7, Figure 8, and Figure 9. |
| March 2013 | 3.1 | Updated Table 2, Table 6, Table 7, Table 8, Table 19, Table 22, Table 26, Table 29, Table 52. Updated "Maximum Allowed Overshoot and Undershoot Voltage". |
| December 2012 | 3.0 | Initial release. |

