
# E·XFL

## Intel - 5AGXMA5D4F27I5N Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 8962   |
| Number of Logic Elements/Cells | 190000   |
| Total RAM Bits                 | 13284352   |
| Number of I/O                  | 336  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.07V ~ 1.13V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 672-BBGA, FCBGA  |
| Supplier Device Package        | 672-FBGA (27x27)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/5agxma5d4f27i5n |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol                | Description  | Minimum <sup>(5)</sup> | Typical          | Maximum <sup>(5)</sup> | Unit |  |
|-----------------------|--|------------------------|------------------|------------------------|------|--|
| V <sub>CCL_GXBL</sub> | GX and SX speed grades—clock network power (left side)     | 1.08/1.12              | $1.1/1.15^{(6)}$ | 1.14/1.18              | V    |  |
| V <sub>CCL_GXBR</sub> | GX and SX speed grades—clock network power<br>(right side) | 1.00/1.12              | 1.1/1.13         | 1.14/1.10              | v    |  |
| V <sub>CCL_GXBL</sub> | GT and ST speed grades—clock network power (left side)     | 1.17                   | 1.20             | 1.23                   | V    |  |
| V <sub>CCL_GXBR</sub> | GT and ST speed grades—clock network power (right side)    | 1.17                   | 1.20             | 1.23                   | V    |  |

## **Related Information**

## Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the power supply connection for different data rates.

## **HPS Power Supply Operating Conditions**

## Table 1-5: HPS Power Supply Operating Conditions for Arria V SX and ST Devices

This table lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) devices with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria V Devices table for the steady-state voltage values expected from the FPGA portion of the Arria V SoC devices.

| Symbol              | Description  | Condition          | Minimum <sup>(7)</sup> | Typical | Maximum <sup>(7)</sup> | Unit |
|---------------------|--|--------------------|------------------------|---------|------------------------|------|
|                     | HPS core   | -C4, -I5, -C5, -C6 | 1.07                   | 1.1     | 1.13                   | V    |
| V <sub>CC_HPS</sub> | voltage and<br>periphery<br>circuitry<br>power<br>supply | -I3                | 1.12                   | 1.15    | 1.18                   | V    |

<sup>&</sup>lt;sup>(5)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>&</sup>lt;sup>(7)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

| Symbol | Description                         | Condition | Minimum <sup>(7)</sup> | Typical | Maximum <sup>(7)</sup> | Unit |
|--------|-------------------------------------|-----------|------------------------|---------|------------------------|------|
|        | HPS<br>auxiliary<br>power<br>supply | _         | 2.375                  | 2.5     | 2.625                  | V    |

### **Related Information**

**Recommended Operating Conditions** on page 1-4 Provides the steady-state voltage values for the FPGA portion of the device.

## DC Characteristics

## Supply Current and Power Consumption

Altera offers two ways to estimate power for your design-the Excel-based Early Power Estimator (EPE) and the Quartus® Prime PowerPlay Power Analyzer feature.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus Prime PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-androute. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

## **Related Information**

- PowerPlay Early Power Estimator User Guide Provides more information about power estimation tools.
- PowerPlay Power Analysis chapter, Quartus Prime Handbook Provides more information about power estimation tools.

**Altera Corporation** 



<sup>&</sup>lt;sup>(7)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

AV-51002 2017.02.10

| Symbol                                 | Description   | Condition (V)                               | Ca         | Unit       |            |      |
|--|---|---|------------|------------|------------|------|
| Symbol                                 | Description   |   | –I3, –C4   | –I5, –C5   | -C6        | Onic |
| 60- $\Omega$ and 120- $\Omega$ $R_T$   | Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)           | $V_{CCIO} = 1.2$                            | -10 to +40 | -10 to +40 | -10 to +40 | %    |
| 25- $\Omega$ R <sub>S_left_shift</sub> | Internal left shift series termination with calibration (25- $\Omega R_{S\_left\_shift}$ setting) | V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15        | ±15        | ±15        | %    |

## **OCT Without Calibration Resistance Tolerance Specifications**

## Table 1-9: OCT Without Calibration Resistance Tolerance Specifications for Arria V Devices

This table lists the Arria V OCT without calibration resistance to PVT changes.

| Symbol               | Description  | Condition (V)                | Re       | sistanceToleran | ice | Unit |
|----------------------|--|------------------------------|----------|-----------------|-----|------|
| Symbol               | Description  |                              | -I3, -C4 | –I5, –C5        | -C6 | Ont  |
| 25-Ω R <sub>S</sub>  | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5 | ±30      | ±40             | ±40 | %    |
| 25-Ω R <sub>S</sub>  | Internal series termination without calibration (25- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8, 1.5 | ±30      | ±40             | ±40 | %    |
| 25-Ω R <sub>S</sub>  | Internal series termination without calibration (25- $\Omega$ setting) | $V_{CCIO} = 1.2$             | ±35      | ±50             | ±50 | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 3.0, 2.5 | ±30      | ±40             | ±40 | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | V <sub>CCIO</sub> = 1.8, 1.5 | ±30      | ±40             | ±40 | %    |
| 50-Ω R <sub>S</sub>  | Internal series termination without calibration (50- $\Omega$ setting) | $V_{CCIO} = 1.2$             | ±35      | ±50             | ±50 | %    |
| 100-Ω R <sub>D</sub> | Internal differential termination (100- $\Omega$ setting)              | $V_{CCIO} = 2.5$             | ±25      | ±40             | ±40 | %    |



AV-51002 2017.02.10

# I/O Standard Specifications

Tables in this section list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Arria V devices.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

## Single-Ended I/O Standards

| I/O Standard    |       | V <sub>CCIO</sub> (V) |       |      | V <sub>IL</sub> (V)    | V <sub>IH</sub>        | (V)              | V <sub>OL</sub> (V)    | V <sub>OH</sub> (V)      | I <sub>OL</sub> <sup>(13)</sup> | I <sub>OH</sub> <sup>(13)</sup> (mA) |
|-----------------|-------|-----------------------|-------|------|------------------------|------------------------|------------------|------------------------|--------------------------|---------------------------------|--------------------------------------|
| I/O Stanuaru    | Min   | Тур                   | Max   | Min  | Мах                    | Min                    | Max              | Мах                    | Min                      | (mA)                            | IOH, (IIIA)                          |
| 3.3-V<br>LVTTL  | 3.135 | 3.3                   | 3.465 | -0.3 | 0.8                    | 1.7                    | 3.6              | 0.45                   | 2.4                      | 4                               | -4                                   |
| 3.3-V<br>LVCMOS | 3.135 | 3.3                   | 3.465 | -0.3 | 0.8                    | 1.7                    | 3.6              | 0.2                    | V <sub>CCIO</sub> – 0.2  | 2                               | -2                                   |
| 3.0-V<br>LVTTL  | 2.85  | 3                     | 3.15  | -0.3 | 0.8                    | 1.7                    | 3.6              | 0.4                    | 2.4                      | 2                               | -2                                   |
| 3.0-V<br>LVCMOS | 2.85  | 3                     | 3.15  | -0.3 | 0.8                    | 1.7                    | 3.6              | 0.2                    | V <sub>CCIO</sub> – 0.2  | 0.1                             | -0.1                                 |
| 3.0-V PCI       | 2.85  | 3                     | 3.15  | —    | $0.3 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$  | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$    | 1.5                             | -0.5                                 |
| 3.0-V<br>PCI-X  | 2.85  | 3                     | 3.15  |      | $0.35 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$  | $V_{CCIO} + 0.3$ | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$    | 1.5                             | -0.5                                 |
| 2.5 V           | 2.375 | 2.5                   | 2.625 | -0.3 | 0.7                    | 1.7                    | 3.6              | 0.4                    | 2                        | 1                               | -1                                   |
| 1.8 V           | 1.71  | 1.8                   | 1.89  | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | 0.45                   | V <sub>CCIO</sub> – 0.45 | 2                               | -2                                   |
| 1.5 V           | 1.425 | 1.5                   | 1.575 | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$   | 2                               | -2                                   |
| 1.2 V           | 1.14  | 1.2                   | 1.26  | -0.3 | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$   | 2                               | -2                                   |

Table 1-14: Single-Ended I/O Standards for Arria V Devices

(13) To meet the I<sub>OL</sub> and I<sub>OH</sub> specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I<sub>OL</sub> and I<sub>OH</sub> specifications in the datasheet.



## Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

| I/O Standard            |       | V <sub>CCIO</sub> (V) |       |                        | V <sub>REF</sub> (V)  |                        | V <sub>TT</sub> (V)     |                       |                         |  |
|-------------------------|-------|-----------------------|-------|------------------------|-----------------------|------------------------|-------------------------|-----------------------|-------------------------|--|
| 1/O Stanuaru            | Min   | Тур                   | Max   | Min                    | Тур                   | Мах                    | Min                     | Тур                   | Max                     |  |
| SSTL-2<br>Class I, II   | 2.375 | 2.5                   | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | V <sub>REF</sub> – 0.04 | V <sub>REF</sub>      | $V_{REF} + 0.04$        |  |
| SSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.833                  | 0.9                   | 0.969                  | V <sub>REF</sub> - 0.04 | V <sub>REF</sub>      | V <sub>REF</sub> + 0.04 |  |
| SSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $0.49 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$  |  |
| SSTL-135<br>Class I, II | 1.283 | 1.35                  | 1.418 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $0.49 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$  |  |
| SSTL-125<br>Class I, II | 1.19  | 1.25                  | 1.26  | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $0.49 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$  |  |
| HSTL-18<br>Class I, II  | 1.71  | 1.8                   | 1.89  | 0.85                   | 0.9                   | 0.95                   |                         | $V_{CCIO}/2$          | _                       |  |
| HSTL-15<br>Class I, II  | 1.425 | 1.5                   | 1.575 | 0.68                   | 0.75                  | 0.9                    |                         | $V_{CCIO}/2$          | _                       |  |
| HSTL-12<br>Class I, II  | 1.14  | 1.2                   | 1.26  | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ |                         | V <sub>CCIO</sub> /2  | _                       |  |
| HSUL-12                 | 1.14  | 1.2                   | 1.3   | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | —                       | _                     | _                       |  |

| Table 1-15: Single-Ended SSTL, HSTL, and H | SUL I/O Reference Voltage Specifications for Arria V Devices |
|--|--|
|  |  |



| I/O Standard        | V <sub>IL</sub> | <sub>.(DC)</sub> (V)    | V <sub>IH(DC)</sub> (V) |                          | V <sub>IL(AC)</sub> (V) | V <sub>IH(AC)</sub> (V) | V <sub>OL</sub> (V)    | V <sub>OH</sub> (V)     | I <sub>OL</sub> <sup>(14)</sup> | I <sub>OH</sub> <sup>(14)</sup> (mA) |
|---------------------|-----------------|-------------------------|-------------------------|--------------------------|-------------------------|-------------------------|------------------------|-------------------------|---------------------------------|--------------------------------------|
|                     | Min             | Max                     | lax Min                 | Max                      | Max                     | Min                     | Max                    | Min                     | (mA)                            | OH (IIII)                            |
| HSTL-15<br>Class II | —               | V <sub>REF</sub> – 0.1  | $V_{REF} + 0.1$         | —                        | V <sub>REF</sub> – 0.2  | $V_{REF} + 0.2$         | 0.4                    | V <sub>CCIO</sub> – 0.4 | 16                              | -16                                  |
| HSTL-12<br>Class I  | -0.15           | V <sub>REF</sub> – 0.08 | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> – 0.15 | V <sub>REF</sub> + 0.15 | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$  | 8                               | -8                                   |
| HSTL-12<br>Class II | -0.15           | V <sub>REF</sub> – 0.08 | V <sub>REF</sub> + 0.08 | V <sub>CCIO</sub> + 0.15 | V <sub>REF</sub> – 0.15 | V <sub>REF</sub> + 0.15 | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$  | 16                              | -16                                  |
| HSUL-12             | —               | V <sub>REF</sub> - 0.13 | V <sub>REF</sub> + 0.13 | _                        | V <sub>REF</sub> – 0.22 | $V_{REF} + 0.22$        | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$   |                                 | _                                    |

## **Differential SSTL I/O Standards**

Table 1-17: Differential SSTL I/O Standards for Arria V Devices

| I/O Standard           | V <sub>CCIO</sub> (V) |      |       | V <sub>SWING(DC)</sub> (V) |                  | V <sub>X(AC)</sub> (V)          |                      |                                 | V <sub>SWING(AC)</sub> (V)                    |                           |
|------------------------|-----------------------|------|-------|----------------------------|------------------|---------------------------------|----------------------|---------------------------------|---|---------------------------|
|                        | Min                   | Тур  | Max   | Min                        | Мах              | Min                             | Тур                  | Мах                             | Min   | Max                       |
| SSTL-2<br>Class I, II  | 2.375                 | 2.5  | 2.625 | 0.3                        | $V_{CCIO} + 0.6$ | V <sub>CCIO</sub> /2 – 0.2      | _                    | V <sub>CCIO</sub> /2<br>+ 0.2   | 0.62  | $V_{CCIO} + 0.6$          |
| SSTL-18<br>Class I, II | 1.71                  | 1.8  | 1.89  | 0.25                       | $V_{CCIO} + 0.6$ | V <sub>CCIO</sub> /2 –<br>0.175 | _                    | V <sub>CCIO</sub> /2<br>+ 0.175 | 0.5   | $V_{CCIO} + 0.6$          |
| SSTL-15<br>Class I, II | 1.425                 | 1.5  | 1.575 | 0.2                        | (15)             | V <sub>CCIO</sub> /2 –<br>0.15  | —                    | V <sub>CCIO</sub> /2<br>+ 0.15  | $2(V_{IH(AC)} - V_{REF})$                     | $2(V_{IL(AC)} - V_{REF})$ |
| SSTL-135               | 1.283                 | 1.35 | 1.45  | 0.18                       | (15)             | V <sub>CCIO</sub> /2 –<br>0.15  | V <sub>CCIO</sub> /2 | V <sub>CCIO</sub> /2<br>+ 0.15  | 2(V <sub>IH(AC)</sub> –<br>V <sub>REF</sub> ) | $2(V_{IL(AC)} - V_{REF})$ |

<sup>&</sup>lt;sup>(14)</sup> To meet the I<sub>OL</sub> and I<sub>OH</sub> specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I<sub>OL</sub> and I<sub>OH</sub> specifications in the datasheet.



 $<sup>^{(15)}</sup>$  The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

AV-51002 2017.02.10

| Symbol/Description                            | Condition  | Transc                                  | eiver Speed G | Grade 4 | Transc | eiver Speed G | Unit |      |
|---|--|---|---------------|---------|--------|---------------|------|------|
| Symbol/Description                            | Condition  | Min                                     | Тур           | Max     | Min    | Тур           | Max  | Onic |
| Run length                                    | —  | —                                       | _             | 200     | _      | _             | 200  | UI   |
| Programmable equaliza-<br>tion AC and DC gain | AC gain setting = 0 to<br>$3^{(38)}$<br>DC gain setting = 0 to 1 | Refer to C<br>Gain and<br>Response<br>G | dB            |         |        |               |      |      |

## Table 1-23: Transmitter Specifications for Arria V GX and SX Devices


| Symbol/Description   | Condition  | Transc | eiver Speed C | Grade 4  | Transceiver Speed Grade 6 |     |      | Unit |
|--|--|--------|---------------|----------|---------------------------|-----|------|------|
| Symbol/Description   | Condition  | Min    | Тур           | Max      | Min                       | Тур | Max  | Onit |
| Supported I/O standards  |  |        |               | 1.5 V PC | ML                        |     |      |      |
| Data rate  | _  | 611    | _             | 6553.6   | 611                       |     | 3125 | Mbps |
| V <sub>OCM</sub> (AC coupled)                                      |  |        | 650           | _        |                           | 650 |      | mV   |
| V <sub>OCM</sub> (DC coupled)                                      | $\leq$ 3.2Gbps <sup>(32)</sup>                           | 670    | 700           | 730      | 670                       | 700 | 730  | mV   |
|  | 85- $\Omega$ setting                                     | —      | 85            | _        |                           | 85  |      | Ω    |
| Differential on-chip   | 100- $\Omega$ setting                                    | —      | 100           | _        |                           | 100 |      | Ω    |
| termination resistors  | 120- $\Omega$ setting                                    | —      | 120           | _        |                           | 120 |      | Ω    |
|  | 150-Ω setting  | —      | 150           | _        |                           | 150 |      | Ω    |
| Intra-differential pair skew                                       | TX $V_{CM}$ = 0.65 V (AC coupled) and slew rate of 15 ps |        | _             | 15       |                           |     | 15   | ps   |
| Intra-transceiver block<br>transmitter channel-to-<br>channel skew | ×6 PMA bonded mode                                       |        |               | 180      |                           |     | 180  | ps   |

<sup>(37)</sup> The rate match FIFO supports only up to ±300 parts per million (ppm).
<sup>(38)</sup> The Quartus Prime software allows AC gain setting = 3 for design with data rate between 611 Mbps and 1.25 Gbps only.



# CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

## Figure 1-3: CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices





# Table 1-34: Transceiver Compliance Specification for All Supported Protocol for Arria V GX, GT, SX, and ST Devices

| Protocol                           | Sub-protocol | Data Rate (Mbps) |
|------------------------------------|--------------|------------------|
|                                    | PCIe Gen1    | 2,500            |
| PCIe                               | PCIe Gen2    | 5,000            |
|                                    | PCIe Cable   | 2,500            |
| XAUI                               | XAUI 2135    | 3,125            |
|                                    | SRIO 1250 SR | 1,250            |
|                                    | SRIO 1250 LR | 1,250            |
|                                    | SRIO 2500 SR | 2,500            |
|                                    | SRIO 2500 LR | 2,500            |
|                                    | SRIO 3125 SR | 3,125            |
| Serial RapidIO <sup>®</sup> (SRIO) | SRIO 3125 LR | 3,125            |
| Serial Rapidio (SRIO)              | SRIO 5000 SR | 5,000            |
|                                    | SRIO 5000 MR | 5,000            |
|                                    | SRIO 5000 LR | 5,000            |
|                                    | SRIO_6250_SR | 6,250            |
|                                    | SRIO_6250_MR | 6,250            |
|                                    | SRIO_6250_LR | 6,250            |




| Symbol                                 | Parameter  | Condition                     | Min | Тур | Max                 | Unit     |
|--|--|-------------------------------|-----|-----|---------------------|----------|
|  |  | -3 speed grade                | _   | _   | 670 <sup>(63)</sup> | MHz      |
| f                                      | Output frequency for external clock  | -4 speed grade                | _   | _   | 670 <sup>(63)</sup> | MHz      |
| f <sub>out_ext</sub>                   | output   | –5 speed grade                | _   | _   | 622 <sup>(63)</sup> | MHz      |
|  |  | -6 speed grade                |     |     | 500 <sup>(63)</sup> | MHz      |
| t <sub>OUTDUTY</sub>                   | Duty cycle for external clock output<br>(when set to 50%)  |                               | 45  | 50  | 55                  | %        |
| t <sub>FCOMP</sub>                     | External feedback clock compensation time  | _                             | _   | _   | 10                  | ns       |
| t <sub>DYCONFIGCLK</sub>               | Dynamic configuration clock for mgmt_<br>clk and scanclk   | _                             | _   | _   | 100                 | MHz      |
| t <sub>LOCK</sub>                      | Time required to lock from end-of-<br>device configuration or deassertion of<br>areset                         | _                             | _   |     | 1                   | ms       |
| t <sub>DLOCK</sub>                     | Time required to lock dynamically<br>(after switchover or reconfiguring any<br>non-post-scale counters/delays) | _                             |     |     | 1                   | ms       |
|  |  | Low                           | _   | 0.3 | _                   | MHz      |
| f <sub>CLBW</sub>                      | PLL closed-loop bandwidth  | Medium                        | _   | 1.5 | _                   | MHz      |
|  |  | High <sup>(64)</sup>          | _   | 4   | _                   | MHz      |
| t <sub>PLL_PSERR</sub>                 | Accuracy of PLL phase shift  | —                             | _   | _   | ±50                 | ps       |
| t <sub>ARESET</sub>                    | Minimum pulse width on the areset signal   | _                             | 10  | _   | _                   | ns       |
| + (65)(66)                             | Input dock and to and ittar  | $F_{REF} \ge 100 \text{ MHz}$ | _   | _   | 0.15                | UI (p-p) |
| t <sub>INCCJ</sub> <sup>(65)(66)</sup> | Input clock cycle-to-cycle jitter  | $F_{REF} < 100 \text{ MHz}$   | _   | _   | ±750                | ps (p-p) |

<sup>&</sup>lt;sup>(64)</sup> High bandwidth PLL settings are not supported in external feedback mode.



<sup>&</sup>lt;sup>(65)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>&</sup>lt;sup>(66)</sup>  $F_{\text{REF}}$  is  $f_{\text{IN}}/N$ , specification applies when N = 1.



# **DLL Frequency Range Specifications**

## Table 1-43: DLL Frequency Range Specifications for Arria V Devices

| Parameter                     | -I3, -C4  | -I5, -C5  | -C6       | Unit |
|-------------------------------|-----------|-----------|-----------|------|
| DLL operating frequency range | 200 - 667 | 200 - 667 | 200 - 667 | MHz  |

# DQS Logic Block Specifications

## Table 1-44: DQS Phase Shift Error Specifications for DLL-Delayed Clock (t<sub>DOS PSERR</sub>) for Arria V Devices

This error specification is the absolute maximum and minimum error.

| Number of DQS Delay Buffer | -I3, -C4 | –I5, –C5 | -C6 | Unit |
|----------------------------|----------|----------|-----|------|
| 2                          | 40       | 80       | 80  | ps   |



## 1-62 SPI Timing Characteristics

| Symbol                 | Description                                       | Min | Мах | Unit |
|------------------------|---|-----|-----|------|
| T <sub>h</sub>         | SPI MISO hold time                                | 1   | _   | ns   |
| T <sub>dutycycle</sub> | SPI_CLK duty cycle                                | 45  | 55  | %    |
| T <sub>dssfrst</sub>   | Output delay SPI_SS valid before first clock edge | 8   |     | ns   |
| T <sub>dsslst</sub>    | Output delay SPI_SS valid after last clock edge   | 8   |     | ns   |
| T <sub>dio</sub>       | Master-out slave-in (MOSI) output delay           | -1  | 1   | ns   |

**Altera Corporation** 

Arria V GX, GT, SX, and ST Device Datasheet



<sup>(86)</sup> This value is based on rx\_sample\_dly = 1 and spi\_m\_clk = 120 MHz. spi\_m\_clk is the internal clock that is used by SPI Master to derive it's SCLK\_OUT. These timings are based on rx\_sample\_dly of 1. This delay can be adjusted as needed to accommodate slower response times from the slave. Note that a delay of 0 is not allowed. The setup time can be used as a reference starting point. It is very crucial to do a calibration to get the correct rx\_sample\_dly value because each SPI slave device may have different output delay and each application board may have different path delay. For more information about rx\_sample\_delay, refer to the SPI Controller chapter in the Hard Processor System Technical Reference Manual.

# FPP Configuration Timing when DCLK-to-DATA[] >1

## Table 1-67: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices

Use these timing parameters when you use the decompression and design security features.

| Symbol                              | Parameter                                    | Minimum                      | Maximum              | Unit |
|-------------------------------------|--|------------------------------|----------------------|------|
| t <sub>CF2CD</sub>                  | nconfig low to conf_done low                 | —                            | 600                  | ns   |
| t <sub>CF2ST0</sub>                 | nconfig low to nstatus low                   | _                            | 600                  | ns   |
| t <sub>CFG</sub>                    | nCONFIG low pulse width                      | 2                            | _                    | μs   |
| t <sub>STATUS</sub>                 | nSTATUS low pulse width                      | 268                          | 1506 <sup>(98)</sup> | μs   |
| t <sub>CF2ST1</sub>                 | nCONFIG high to nSTATUS high                 | _                            | 1506 <sup>(99)</sup> | μs   |
| t <sub>CF2CK</sub> <sup>(100)</sup> | nCONFIG high to first rising edge on DCLK    | 1506                         | _                    | μs   |
| t <sub>ST2CK</sub> <sup>(100)</sup> | nSTATUS high to first rising edge of DCLK    | 2                            | _                    | μs   |
| t <sub>DSU</sub>                    | DATA[] setup time before rising edge on DCLK | 5.5                          | _                    | ns   |
| t <sub>DH</sub>                     | DATA[] hold time after rising edge on DCLK   | $N - 1/f_{\rm DCLK}^{(101)}$ | _                    | S    |
| t <sub>CH</sub>                     | DCLK high time                               | $0.45 \times 1/f_{MAX}$      | _                    | S    |
| t <sub>CL</sub>                     | DCLK low time                                | $0.45 \times 1/f_{MAX}$      | _                    | S    |
| t <sub>CLK</sub>                    | DCLK period                                  | 1/f <sub>MAX</sub>           | _                    | S    |
| f <sub>MAX</sub>                    | DCLK frequency (FPP ×8/ ×16)                 | _                            | 125                  | MHz  |
| t <sub>R</sub>                      | Input rise time                              | —                            | 40                   | ns   |
| t <sub>F</sub>                      | Input fall time                              | _                            | 40                   | ns   |
| t <sub>CD2UM</sub>                  | CONF_DONE high to user mode <sup>(102)</sup> | 175                          | 437                  | μs   |

<sup>(98)</sup> This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



<sup>&</sup>lt;sup>(99)</sup> This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

 $<sup>^{(100)}</sup>$  If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>&</sup>lt;sup>(101)</sup> N is the DCLK-to-DATA[] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.

<sup>&</sup>lt;sup>(102)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

# Initialization

## Table 1-71: Initialization Clock Source Option and the Maximum Frequency for Arria V Devices

| Initialization Clock Source | Configuration Scheme | Maximum Frequency (MHz) | Minimum Number of Clock Cycles |  |  |
|-----------------------------|----------------------|-------------------------|--------------------------------|--|--|
| Internal Oscillator         | AS, PS, and FPP      | 12.5                    |                                |  |  |
| CLKUSR <sup>(107)</sup>     | PS and FPP           | 125                     | T <sub>init</sub>              |  |  |
| CLAUSK                      | AS                   | 100                     | 1 init                         |  |  |
| DCLK                        | PS and FPP           | 125                     |                                |  |  |

# **Configuration Files**

## Table 1-72: Uncompressed .rbf Sizes for Arria V Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus Prime software. However, for a specific version of the Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

The IOCSR raw binary file (.rbf) size is specifically for the Configuration via Protocol (CvP) feature.

Arria V GX, GT, SX, and ST Device Datasheet



<sup>&</sup>lt;sup>(107)</sup> To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus Prime software from the **General** panel of the **Device and Pin Options** dialog box.

|            |             |       | Active Seria | <b> </b> (108)                       | Fast Passive Parallel <sup>(109)</sup> |            |                                    |  |
|------------|-------------|-------|--------------|--------------------------------------|--|------------|------------------------------------|--|
| Variant    | Member Code | Width | DCLK (MHz)   | Minimum Configura-<br>tion Time (ms) | Width                                  | DCLK (MHz) | Minimum Configuration Time<br>(ms) |  |
|            | A1          | 4     | 100          | 178                                  | 16                                     | 125        | 36                                 |  |
|            | A3          | 4     | 100          | 178                                  | 16                                     | 125        | 36                                 |  |
|            | A5          | 4     | 100          | 255                                  | 16                                     | 125        | 51                                 |  |
| Arria V GX | A7          | 4     | 100          | 255                                  | 16                                     | 125        | 51                                 |  |
| Allia v GA | B1          | 4     | 100          | 344                                  | 16                                     | 125        | 69                                 |  |
|            | B3          | 4     | 100          | 344                                  | 16                                     | 125        | 69                                 |  |
|            | B5          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
|            | B7          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
|            | C3          | 4     | 100          | 178                                  | 16                                     | 125        | 36                                 |  |
| Arria V GT | C7          | 4     | 100          | 255                                  | 16                                     | 125        | 51                                 |  |
| Allia v Gi | D3          | 4     | 100          | 344                                  | 16                                     | 125        | 69                                 |  |
|            | D7          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| Arria V SX | В3          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| Allia V SA | B5          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| Arria V ST | D3          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |
| Arria V ST | D5          | 4     | 100          | 465                                  | 16                                     | 125        | 93                                 |  |

**Related Information Configuration Files** on page 1-83

(108) DCLK frequency of 100 MHz using external CLKUSR.
(109) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



| Mode <sup>(164)</sup> Transceiver<br>Speed Grade | PMA Width   | 20                          | 20  | 16  | 16   | 10   | 10  | 8    | 8    |      |
|--|-------------|-----------------------------|-----|-----|------|------|-----|------|------|------|
|  | Speed Grade | PCS/Core Width              | 40  | 20  | 32   | 16   | 20  | 10   | 16   | 8    |
| Pagistar   | 2           | C3, I3L<br>core speed grade | 9.9 | 9   | 7.92 | 7.2  | 4.9 | 4.,5 | 3.92 | 3.6  |
| Register   | 3           | C4, I4<br>core speed grade  | 8.8 | 8.2 | 7.04 | 6.56 | 4.4 | 4.1  | 3.52 | 3.28 |

## **Related Information**

**Operating Conditions** on page 2-1

## **10G PCS Data Rate**

## Table 2-31: 10G PCS Approximate Maximum Data Rate (Gbps) for Arria V GZ Devices

| Mode <sup>(165)</sup> | Transceiver Speed | PMA Width                   | 64      | 40      | 40    | 40      | 32       | 32    |
|-----------------------|-------------------|-----------------------------|---------|---------|-------|---------|----------|-------|
| Mode                  | Grade             | PCS Width                   | 64      | 66/67   | 50    | 40      | 64/66/67 | 32    |
| FIFO                  | 2                 | C3, I3L core speed<br>grade | 12.5    | 12.5    | 10.69 | 12.5    | 10.88    | 10.88 |
| FIFO                  | 3                 | C4, I4 core speed<br>grade  | 10.3125 | 10.3125 | 10.69 | 10.3125 | 9.92     | 9.92  |
| Pagistar              | 2                 | C3, I3L core speed<br>grade | 12.5    | 12.5    | 10.69 | 12.5    | 10.88    | 10.88 |
| Register              | 3                 | C4, I4 core speed<br>grade  | 10.3125 | 10.3125 | 10.69 | 10.3125 | 9.92     | 9.92  |

<sup>&</sup>lt;sup>(164)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



<sup>&</sup>lt;sup>(165)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

| Symbol   | Parameter   | Min | Тур | Max  | Unit      |
|--|---|-----|-----|------|-----------|
| t <sub>OUTPJ_IO</sub> <sup>, (173)</sup> , <sup>(175)</sup>                    | Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )            | _   | _   | 600  | ps (p-p)  |
| COUTP)_IO  | Period Jitter for a clock output on a regular I/O in integer PLL (f <sub>OUT</sub> < 100 MHz)                 |     |     | 60   | mUI (p-p) |
| t <sub>FOUTPJ_IO</sub> <sup>(173)</sup> , <sup>(175)</sup> , <sup>(176)</sup>  | Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )         |     | _   | 600  | ps (p-p)  |
| FOUTPJ_IO  | Period Jitter for a clock output on a regular I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)              |     | _   | 60   | mUI (p-p) |
| + (173) (175)  | Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )    |     |     | 600  | ps (p-p)  |
| t <sub>OUTCCJ_IO</sub> <sup>(173)</sup> , <sup>(175)</sup>                     | Cycle-to-cycle Jitter for a clock output on a regular<br>I/O in integer PLL (f <sub>OUT</sub> < 100 MHz)      |     |     | 60   | mUI (p-p) |
| t <sub>FOUTCCJ_IO</sub> <sup>(173)</sup> , <sup>(175)</sup> , <sup>(176)</sup> | Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ ) | _   | _   | 600  | ps (p-p)  |
| <sup>L</sup> FOUTCCJ_IO  | Cycle-to-cycle Jitter for a clock output on a regular<br>I/O in fractional PLL (f <sub>OUT</sub> < 100 MHz)   |     |     | 60   | mUI (p-p) |
| <b>t</b>   | Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )                 | _   | _   | 175  | ps (p-p)  |
| t <sub>CASC_OUTPJ_DC</sub> <sup>(173)</sup> , <sup>(177)</sup>                 | Period Jitter for a dedicated clock output in cascaded PLLS (f <sub>OUT</sub> < 100 MHz)                      |     | _   | 17.5 | mUI (p-p) |
| dK <sub>BIT</sub>  | Bit number of Delta Sigma Modulator (DSM)   | 8   | 24  | 32   | Bits      |

<sup>(175)</sup> The external memory interface clock output jitter specifications use a different measurement method, which is available in the "Memory Output Clock Jitter Specification for Arria V GZ Devices" table.

<sup>(176)</sup> This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.


<sup>(177)</sup> The cascaded PLL specification is only applicable with the following condition:



a. Upstream PLL: 0.59Mhz ≤ Upstream PLL BW < 1 MHz

b. Downstream PLL: Downstream PLL BW > 2 MHz

# Figure 2-4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate ≥ 1.25 Gbps



LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

# Table 2-45: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate ≥ 1.25 Gbps

| Jitter Frequency (Hz) |            | Sinusoidal Jitter (UI) |  |
|-----------------------|------------|------------------------|--|
| F1                    | 10,000     | 25.000                 |  |
| F2                    | 17,565     | 25.000                 |  |
| F3                    | 1,493,000  | 0.350                  |  |
| F4                    | 50,000,000 | 0.350                  |  |



## **DLL Range Specifications**

### Table 2-47: DLL Range Specifications for Arria V GZ Devices

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

| Parameter                     | C3, I3L   | C4, I4    | Unit |
|-------------------------------|-----------|-----------|------|
| DLL operating frequency range | 300 - 890 | 300 - 890 | MHz  |

## **DQS Logic Block Specifications**

## Table 2-48: DQS Phase Offset Delay Per Setting for Arria V GZ Devices

The typical value equals the average of the minimum and maximum values.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is  $[625 \text{ ps} + (10 \times 11 \text{ ps}) \pm 20 \text{ ps}] = 735 \text{ ps} \pm 20 \text{ ps}$ .

| Speed Grade | Min | Мах | Unit |
|-------------|-----|-----|------|
| C3, I3L     | 8   | 15  | ps   |
| C4, I4      | 8   | 16  | ps   |

## Table 2-49: DQS Phase Shift Error Specification for DLL-Delayed Clock (t<sub>DQS\_PSERR</sub>) for Arria V GZ Devices

This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -3 speed grade is  $\pm 84$  ps or  $\pm 42$  ps.

| Number of DQS Delay Buffers | C3, I3L | C4, I4 | Unit |
|-----------------------------|---------|--------|------|
| 1                           | 30      | 32     | ps   |
| 2                           | 60      | 64     | ps   |
| 3                           | 90      | 96     | ps   |

# FPP Configuration Timing when DCLK to DATA[] > 1

## Figure 2-8: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1,

t<sub>CF2ST1</sub> tcfg ;↔ nCONFIG ŤĊF2CK nSTATUS (3) 🕳 tstatus tCF2ST0 CONF\_DONE (4) TCL tCH tsT2CK ŤĊF2CD (8) DCLK (6) (7) 1 2 ••• r 2 ••• r 1  $\mathbf{D}$ (5) tCLK DATA[31..0] (8) Word 0 Word User Mode Word 3 • • • Word (n-1) tDH tDH tpsy High-Z User I/O User Mode INIT DONE (9) tCD2UM

Timing when using a MAX II device, MAX V device, or microprocessor as an external host.

#### Notes:

- 1. To find out the DCLK-to-DATA[] ratio for your system, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 2. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 3. After power-up, the Arria V GZ device holds nSTATUS low for the time as specified by the POR delay.
- 4. After power-up, before and during configuration, CONF\_DONE is low.
- 5. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 6. "r" denotes the DCLK-to-DATA[] ratio. For the DCLK-to-DATA[] ratio based on the decompression and the design security feature enable settings, refer to the "DCLK-to-DATA[] Ratio for Arria V GZ Devices" table.
- 7. If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA[31.0] pins prior to sending the first DCLK rising edge.
- 8. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 9. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.



