E·XFL

Intel - 5AGXMA5D6F27C6N Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|--|
| Number of LABs/CLBs | 8962 |
| Number of Logic Elements/Cells | 190000 |
| Total RAM Bits | 13284352 |
| Number of I/O | 336 |
| Number of Gates | - |
| Voltage - Supply | 1.07V ~ 1.13V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA, FCBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agxma5d6f27c6n |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Arria V GX, GT, SX, and ST Device Datasheet



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria® V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in -C4 (fastest), -C5, and -C6 speed grades. Industrial grade devices are offered in the -I3 and -I5 speed grades.

Related Information

Arria V Device Overview

Provides more information about the densities and packages of devices in the Arria V family.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Arria V devices.

Operating Conditions

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

[©] 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Transceiver Power Supply Operating Conditions

| Table ' | 1-4: | Transceiver | Power S | upply | Operating | Conditions | for Arria V Devices | j |
|---------|------|-------------|---------|-------|-----------|------------|---------------------|---|
|---------|------|-------------|---------|-------|-----------|------------|---------------------|---|

| Symbol | Description | Minimum ⁽⁵⁾ | Typical | Maximum ⁽⁵⁾ | Unit |
|-----------------------|--|------------------------|-------------|------------------------|------|
| V _{CCA_GXBL} | Transceiver high voltage power (left side) | 2 275 | 2 500 | 2 625 | V |
| V _{CCA_GXBR} | Transceiver high voltage power (right side) | 2.575 | 2.300 | 2.025 | v |
| V _{CCR_GXBL} | GX and SX speed grades—receiver power (left side) | 1.08/1.12 | 1 1/1 15(6) | 1 14/1 18 | V |
| V _{CCR_GXBR} | GX and SX speed grades—receiver power (right side) | 1.00/1.12 | 1.1/1.13 | 1.14/1.10 | v |
| V _{CCR_GXBL} | GT and ST speed grades—receiver power (left side) | 1 17 | 1 20 | 1 23 | V |
| V _{CCR_GXBR} | GT and ST speed grades—receiver power (right side) | 1.17 | 1.20 | 1.23 | v |
| V _{CCT_GXBL} | GX and SX speed grades—transmitter power (left side) | 1.08/1.12 | 1 1/1 15(6) | 1 14/1 18 | V |
| V _{CCT_GXBR} | GX and SX speed grades—transmitter power (right side) | 1.00/1.12 | 1.1/1.15 | 1.14/1.10 | v |
| V _{CCT_GXBL} | GT and ST speed grades—transmitter power (left side) | 1 17 | 1 20 | 1 23 | V |
| V _{CCT_GXBR} | GT and ST speed grades—transmitter power (right side) | 1.17 | 1.20 | 1.23 | v |
| V _{CCH_GXBL} | Transmitter output buffer power (left side) | 1 /25 | 1 500 | 1 575 | V |
| V _{CCH_GXBR} | Transmitter output buffer power (right side) | 1.423 | 1.300 | 1.375 | v |

⁽⁵⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽⁶⁾ For data rate <=3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to either 1.1-V or 1.15-V power supply. For data rate >3.2 Gbps, connect V_{CCR_GXBL/R}, V_{CCT_GXBL/R}, or V_{CCL_GXBL/R} to a 1.15-V power supply. For details, refer to the Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines.



| | V _{CCIO} (V) | | | | | | | | | | | | | | |
|------------------------|-----------------------|-----------|-----|-----|-------|-------|------|------|-----|-----|-----|-----|-----|-----|------|
| Parameter | Symbol | Condition | 1 | .2 | 1 | .5 | 1 | .8 | 2 | .5 | 3 | .0 | 3 | .3 | Unit |
| | | | Min | Мах | Min | Max | Min | Max | Min | Мах | Min | Max | Min | Max | |
| Bus-hold trip point | V _{TRIP} | _ | 0.3 | 0.9 | 0.375 | 1.125 | 0.68 | 1.07 | 0.7 | 1.7 | 0.8 | 2 | 0.8 | 2 | V |

OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 1-8: OCT Calibration Accuracy Specifications for Arria V Devices

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

| Symbol | Description | Condition (\/) | Ca | су | Unit | |
|---|--|---|------------|------------|------------|-----|
| Symbol | Description | | –I3, –C4 | –I5, –C5 | -C6 | Ont |
| 25-Ω R _S | Internal series termination with calibration (25- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15 | ±15 | ±15 | % |
| 50-Ω R _S | Internal series termination with calibration (50- Ω setting) | V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 | ±15 | ±15 | ±15 | % |
| 34- Ω and 40- Ω R_S | Internal series termination with calibration (34- Ω and 40- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25, 1.2 | ±15 | ±15 | ±15 | % |
| 48-Ω, 60-Ω, and 80- Ω R _S | Internal series termination with calibration (48- Ω , 60- Ω , and 80- Ω setting) | $V_{CCIO} = 1.2$ | ±15 | ±15 | ±15 | % |
| 50-Ω R_T | Internal parallel termination with calibration (50- Ω setting) | V _{CCIO} = 2.5, 1.8, 1.5, 1.2 | -10 to +40 | -10 to +40 | -10 to +40 | % |
| 20- Ω , 30- Ω , 40- Ω ,60- Ω , and 120- Ω R _T | Internal parallel termination with calibration (20- Ω , 30- Ω , 40- Ω , 60- Ω , and 120- Ω setting) | V _{CCIO} = 1.5, 1.35, 1.25 | -10 to +40 | -10 to +40 | -10 to +40 | % |



| Symbol/Description | Condition | Tran | sceiver Speed Gra | Unit | |
|-------------------------------|-----------|------|-------------------|------|--------|
| Symbol Description | Condition | Min | Тур | Max | Onic |
| T_{a} (43) | 10 Hz | _ | — | -50 | dBc/Hz |
| | 100 Hz | | | -80 | dBc/Hz |
| | 1 KHz | | | -110 | dBc/Hz |
| Hansmitter REPCLK phase hoise | 10 KHz | | | -120 | dBc/Hz |
| | 100 KHz | | | -120 | dBc/Hz |
| | ≥1 MHz | | | -130 | dBc/Hz |
| R _{REF} | _ | | 2000 ±1% | | Ω |

Table 1-27: Transceiver Clocks Specifications for Arria V GT and ST Devices

| Symbol/Description | Condition | Tran | Unit | | | |
|--|----------------------|------|------|-----|------|--|
| Symbol/Description | Condition | Min | Тур | Max | Onic | |
| fixedclk clock frequency | PCIe Receiver Detect | _ | 125 | | MHz | |
| Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency | — | 75 | — | 125 | MHz | |

Table 1-28: Receiver Specifications for Arria V GT and ST Devices

| Symbol/Description | Condition | T | Linit | | | |
|--|-----------|--|-------|--------|------|--|
| | Condition | Min | Тур | Мах | Onit | |
| Supported I/O Standards | | 1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS | | | | |
| Data rate (6-Gbps transceiver) ⁽⁴⁴⁾ | _ | 611 | | 6553.6 | Mbps | |

⁽⁴³⁾ The transmitter REFCLK phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) 10⁻¹², equivalent to 14 sigma.



⁽⁴⁴⁾ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Figure 1-16: I²C Timing Diagram



NAND Timing Characteristics

Table 1-60: NAND ONFI 1.0 Timing Requirements for Arria V Devices

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the c4 output of the main HPS PLL and timing registers provided in the NAND controller.

| Symbol | Description | Min | Max | Unit |
|------------------------------------|---|-----|-----|------|
| T _{wp} ⁽⁸⁹⁾ | Write enable pulse width | 10 | — | ns |
| T _{wh} ⁽⁸⁹⁾ | Write enable hold time | 7 | | ns |
| T _{rp} ⁽⁸⁹⁾ | Read enable pulse width | 10 | | ns |
| T _{reh} ⁽⁸⁹⁾ | Read enable hold time | 7 | | ns |
| T _{clesu} ⁽⁸⁹⁾ | Command latch enable to write enable setup time | 10 | | ns |
| T _{cleh} ⁽⁸⁹⁾ | Command latch enable to write enable hold time | 5 | | ns |
| T _{cesu} ⁽⁸⁹⁾ | Chip enable to write enable setup time | 15 | | ns |
| T _{ceh} ⁽⁸⁹⁾ | Chip enable to write enable hold time | 5 | | ns |
| T _{alesu} ⁽⁸⁹⁾ | Address latch enable to write enable setup time | 10 | | ns |
| T _{aleh} ⁽⁸⁹⁾ | Address latch enable to write enable hold time | 5 | | ns |
| T _{dsu} ⁽⁸⁹⁾ | Data to write enable setup time | 10 | | ns |

⁽⁸⁹⁾ Timing of the NAND interface is controlled through the NAND configuration registers.



| Symbol | Description | Min | Max | Unit |
|------------------|------------------------------------|-----|-----|------|
| $T_{dh}^{(89)}$ | Data to write enable hold time | 5 | — | ns |
| T _{cea} | Chip enable to data access time | | 25 | ns |
| T _{rea} | Read enable to data access time | | 16 | ns |
| T _{rhz} | Read enable to data high impedance | | 100 | ns |
| T _{rr} | Ready to read enable low | 20 | — | ns |

Figure 1-17: NAND Command Latch Timing Diagram





Figure 1-18: NAND Address Latch Timing Diagram







Related Information

- PS Configuration Timing on page 1-81
- AS Configuration Timing

Provides the AS configuration timing waveform.

DCLK Frequency Specification in the AS Configuration Scheme

Table 1-69: DCLK Frequency Specification in the AS Configuration Scheme

This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

| Parameter | Minimum | Typical | Maximum | Unit |
|---|---------|---------|---------|------|
| | 5.3 | 7.9 | 12.5 | MHz |
| DOLY frequency in AS configuration scheme | 10.6 | 15.7 | 25.0 | MHz |
| belk frequency in AS configuration scheme | 21.3 | 31.4 | 50.0 | MHz |
| | 42.6 | 62.9 | 100.0 | MHz |

PS Configuration Timing

Table 1-70: PS Timing Parameters for Arria V Devices

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|------------------------------|---------|-----------------------|------|
| t _{CF2CD} | nCONFIG low to CONF_DONE low | _ | 600 | ns |
| t _{CF2ST0} | nconfig low to nstatus low | — | 600 | ns |
| t _{CFG} | nCONFIG low pulse width | 2 | _ | μs |
| t _{STATUS} | nSTATUS low pulse width | 268 | 1506 ⁽¹⁰³⁾ | μs |
| t _{CF2ST1} | nCONFIG high to nSTATUS high | _ | 1506(104) | μs |

 $^{^{(103)}\,}$ You can obtain this value if you do not delay configuration by extending the <code>nCONFIG</code> or <code>nSTATUS</code> low pulse width.



⁽¹⁰⁴⁾ You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

1-82 PS Configuration Timing

| Symbol | Parameter | Minimum | Maximum | Unit |
|-------------------------------------|---|--|---------|--------|
| $t_{CF2CK}^{(105)}$ | nCONFIG high to first rising edge on DCLK | 1506 | — | μs |
| t _{ST2CK} ⁽¹⁰⁵⁾ | nSTATUS high to first rising edge of DCLK | 2 | | μs |
| t _{DSU} | DATA[] setup time before rising edge on DCLK | 5.5 | | ns |
| t _{DH} | DATA[] hold time after rising edge on DCLK | 0 | _ | ns |
| t _{CH} | DCLK high time | $0.45 \times 1/f_{MAX}$ | | S |
| t _{CL} | DCLK low time | $0.45 \times 1/f_{MAX}$ | | S |
| t _{CLK} | DCLK period | 1/f _{MAX} | — | S |
| f_{MAX} | DCLK frequency | _ | 125 | MHz |
| t _{CD2UM} | CONF_DONE high to user mode ⁽¹⁰⁶⁾ | 175 | 437 | μs |
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times \text{maximum DCLK period}$ | _ | _ |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t_{CD2CU} + (T_{init} × CLKUSR period) | _ | _ |
| T _{init} | Number of clock cycles required for device initialization | 8,576 | | Cycles |

Related Information

PS Configuration Timing

Provides the PS configuration timing waveform.



 $^{^{(105)}}$ If <code>nstatus</code> is monitored, follow the t_{ST2CK} specification. If <code>nstatus</code> is not monitored, follow the t_{CF2CK} specification.

⁽¹⁰⁶⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

| Variant | Member Code | Configuration .rbf Size (bits) | IOCSR .rbf Size (bits) |
|------------|-------------|--------------------------------|------------------------|
| | A1 | 71,015,712 | 439,960 |
| | A3 | 71,015,712 | 439,960 |
| | A5 | 101,740,800 | 446,360 |
| Arria V CY | A7 | 101,740,800 | 446,360 |
| | B1 | 137,785,088 | 457,368 |
| | B3 | 137,785,088 | 457,368 |
| | B5 | 185,915,808 | 463,128 |
| | B7 | 185,915,808 | 463,128 |
| | C3 | 71,015,712 | 439,960 |
| Arria V CT | C7 | 101,740,800 | 446,360 |
| Allia v GI | D3 | 137,785,088 | 457,368 |
| | D7 | 185,915,808 | 463,128 |
| Arria V SV | B3 | 185,903,680 | 450,968 |
| Allia V SA | B5 | 185,903,680 | 450,968 |
| Arria V ST | D3 | 185,903,680 | 450,968 |
| Allia v SI | D5 | 185,903,680 | 450,968 |

Minimum Configuration Time Estimation

Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.



| | | | Active Seria | (108) | Fast Passive Parallel ⁽¹⁰⁹⁾ | | | | |
|------------|-------------|-------|--------------|--------------------------------------|--|------------|------------------------------------|--|--|
| Variant | Member Code | Width | DCLK (MHz) | Minimum Configura- tion Time (ms) | Width | DCLK (MHz) | Minimum Configuration Time (ms) | | |
| | A1 | 4 | 100 | 178 | 16 | 125 | 36 | | |
| | A3 | 4 | 100 | 178 | 16 | 125 | 36 | | |
| | A5 | 4 | 100 | 255 | 16 | 125 | 51 | | |
| Arria V CV | A7 | 4 | 100 | 255 | 16 | 125 | 51 | | |
| Arna v GA | B1 | 4 | 100 | 344 | 16 | 125 | 69 | | |
| | В3 | 4 | 100 | 344 | 16 | 125 | 69 | | |
| | B5 | 4 | 100 | 465 | 16 | 125 | 93 | | |
| | B7 | 4 | 100 | 465 | 16 | 125 | 93 | | |
| | C3 | 4 | 100 | 178 | 16 | 125 | 36 | | |
| Amia V CT | C7 | 4 | 100 | 255 | 16 | 125 | 51 | | |
| Allia v GI | D3 | 4 | 100 | 344 | 16 | 125 | 69 | | |
| | D7 | 4 | 100 | 465 | 16 | 125 | 93 | | |
| Arria V SV | В3 | 4 | 100 | 465 | 16 | 125 | 93 | | |
| AIIIa V SA | B5 | 4 | 100 | 465 | 16 | 125 | 93 | | |
| Arria V ST | D3 | 4 | 100 | 465 | 16 | 125 | 93 | | |
| AIIIa v SI | D5 | 4 | 100 | 465 | 16 | 125 | 93 | | |

Related Information Configuration Files on page 1-83

(108) DCLK frequency of 100 MHz using external CLKUSR.
 (109) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



| Date | Version | Changes |
|--------------|------------|---|
| January 2015 | 2015.01.30 | Updated the description for V _{CC_AUX_SHARED} to "HPS auxiliary power supply" in the following tables: |
| | | Absolute Maximum Ratings for Arria V Devices HPS Power Supply Operating Conditions for Arria V SX and ST Devices |
| | | • Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards. |
| | | • Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification. |
| | | • Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design. |
| | | • Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz. |
| | | • Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade). |
| | | Changed the symbol for HPS PLL input jitter divide value from NR to N. |
| | | • Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables: |
| | | SPI Master Timing Requirements for Arria V Devices SPI Slave Timing Requirements for Arria V Devices |
| | | Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board. |
| | | Added HPS JTAG timing specifications. |
| | | • Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, $t_{JPCO} = 13$ ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V. |
| | | • Updated the value in the V _{ICM} (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table. |



Table 2-19: Differential SSTL I/O Standards for Arria V GZ Devices

| I/O Standard | V _{CCIO} (V) | | | V _{SWING(DC)} (V) | | V _{X(AC)} (V) | | | V _{SWING(AC)} (V) | | |
|-------------------------|-----------------------|------|-------|----------------------------|----------------------------|---------------------------------|----------------------|---------------------------------|---|---------------------------|--|
| ,, o Standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Max | |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.3 | V _{CCIO} + 0.6 | V _{CCIO} /2 - 0.2 | | V _{CCIO} /2 + 0.2 | 0.62 | $V_{CCIO} + 0.6$ | |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.25 | V _{CCIO} + 0.6 | V _{CCIO} /2 - 0.175 | _ | V _{CCIO} /2 + 0.175 | 0.5 | $V_{CCIO} + 0.6$ | |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | (127) | V _{CCIO} /2 - 0.15 | | V _{CCIO} /2 + 0.15 | 0.35 | _ | |
| SSTL-135 Class I, II | 1.283 | 1.35 | 1.45 | 0.2 | (127) | V _{CCIO} /2 - 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | $2(V_{IL(AC)} - V_{REF})$ | |
| SSTL-125 Class I, II | 1.19 | 1.25 | 1.31 | 0.18 | (127) | V _{CCIO} /2 - 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} - V _{REF}) | _ | |
| SSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.18 | | V _{REF} -0.15 | V _{CCIO} /2 | V _{REF} + 0.15 | -0.30 | 0.30 | |

Table 2-20: Differential HSTL and HSUL I/O Standards for Arria V GZ Devices

| I/O Standard | V _{CCIO} (V) | | V _{DIF(DC)} (V) | | V _{X(AC)} (V) | | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | | |
|------------------------|-----------------------|-----|--------------------------|-----|------------------------|------|-----|-------------------------|------|-----|--------------------------|-----|-----|
| | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Мах |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | | 1.12 | 0.78 | _ | 1.12 | 0.4 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | _ | 0.68 | | 0.9 | 0.68 | | 0.9 | 0.4 | — |



 $^{^{(127)}}$ The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).

|--|

| Symbol/Description | Conditions | Transce | eiver Speed | Grade 2 | Transce | eiver Speed | Grade 3 | Unit | |
|--|--|---------|---------------|---------|---------|--------------|---------|------|--|
| Symbol/Description | Conditions | Min | Тур | Max | Min | Тур | Max | Onit | |
| Rise time | Measure at $\pm 60 \text{ mV}$ of differential signal ⁽¹³⁸⁾ | _ | _ | 400 | _ | _ | 400 | nc | |
| Fall time | Measure at ±60 mV of differential signal ⁽¹³⁸⁾ | — | | 400 | | | 400 | ps | |
| Duty cycle | — | 45 | | 55 | 45 | — | 55 | % | |
| Spread-spectrum modulating clock frequency | PCI Express [®] (PCIe) | 30 | | 33 | 30 | _ | 33 | kHz | |
| Spread-spectrum downspread | PCIe | | 0 to | _ | | 0 to | | % | |
| | | | -0.5 | | | -0.5 | | | |
| On-chip termination resistors | — | _ | 100 | _ | | 100 | | Ω | |
| Absolute V _{MAX} | Dedicated reference clock pin | — | | 1.6 | | | 1.6 | V | |
| | RX reference clock pin | _ | | 1.2 | | | 1.2 | | |
| Absolute V _{MIN} | — | -0.4 | _ | _ | -0.4 | — | _ | V | |
| Peak-to-peak differential input voltage | — | 200 | | 1600 | 200 | _ | 1600 | mV | |
| V _{ICM} (AC coupled) | Dedicated reference clock pin | 100 | 00/900/850 | (139) | 100 | 00/900/850 | (139) | mV | |
| | RX reference clock pin | 1. | 0/0.9/0.85 (1 | 40) | 1. | 0/0.9/0.85(1 | mV | | |
| V _{ICM} (DC coupled) | HCSL I/O standard for PCIe reference clock | 250 | | 550 | 250 | | 550 | mV | |



 ⁽¹³⁸⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.
 (139) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
 (140) This supply follows VCCR_GXB

| Symbol/Description | Conditions | Trans | ceiver Spee | d Grade 2 | Transc | Unit | | | |
|---|------------|-------|-------------|--------------------------------|--------|------|--------------------------------|------|--|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Max | Gill | |
| Supported data range | _ | 600 | | 3250/ 3125 ⁽¹⁵⁸⁾ | 600 | | 3250/ 3125 ⁽¹⁵⁸⁾ | Mbps | |
| t _{pll_powerdown} ⁽¹⁵⁹⁾ | _ | 1 | | | 1 | | | μs | |
| t _{pll_lock} ⁽¹⁶⁰⁾ | _ | | | 10 | | | 10 | μs | |

Related Information

Arria V Device Overview

For more information about device ordering codes.

Clock Network Data Rate

Table 2-29: Clock Network Maximum Data Rate Transmitter Specifications

Valid data rates below the maximum specified in this table depend on the reference clock frequency and the PLL counter settings. Check the MegaWizard message during the PHY IP instantiation.

| | ATX PLL | | | | CMU PLL (161) | | fPLL | | | |
|----------------------------------|---------------------------|-----------------------|-----------------|---------------------------|-----------------------|-----------------|---------------------------|-----------------------|-----------------|--|
| Clock Network | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | Non-bonded Mode (Gbps) | Bonded Mode (Gbps) | Channel Span | |
| x1 ⁽¹⁶²⁾ | 12.5 | _ | 6 | 12.5 | _ | 6 | 3.125 | _ | 3 | |
| x6 ⁽¹⁶²⁾ | _ | 12.5 | 6 | _ | 12.5 | 6 | _ | 3.125 | 6 | |
| x6 PLL Feedback ⁽¹⁶³⁾ | _ | 12.5 | Side-wide | _ | 12.5 | Side-wide | _ | _ | — | |

⁽¹⁵⁸⁾ When you use fPLL as a TXPLL of the transceiver.



 $^{^{(159)}}$ t_{pll_powerdown} is the PLL powerdown minimum pulse width.

⁽¹⁶⁰⁾ $t_{pll \ lock}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽¹⁶²⁾ Channel span is within a transceiver bank.

⁽¹⁶³⁾ Side-wide channel bonding is allowed up to the maximum supported by the PHY IP.

t_{ARESET}

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------------|---|-----|-----|-----|------|
| f | Output frequency for an internal global or regional clock (C3, I3L speed grade) | _ | _ | 650 | MHz |
| OUT | Output frequency for an internal global or regional clock (C4, I4 speed grade) | _ | | 580 | MHz |
| four ext ⁽¹⁶⁹⁾ | Output frequency for an external clock output (C3, I3L speed grade) | _ | _ | 667 | MHz |
| LOUT_EXT | Output frequency for an external clock output (C4, I4 speed grade) | _ | _ | 533 | MHz |
| toutduty | Duty cycle for a dedicated external clock output (when set to 50%) | 45 | 50 | 55 | % |
| t _{FCOMP} | External feedback clock compensation time | — | | 10 | ns |
| f _{DYCONFIGCLK} | Dynamic configuration clock for mgmt_clk and scanclk | _ | _ | 100 | MHz |
| t _{LOCK} | Time required to lock from the end-of-device configuration or deassertion of areset | | _ | 1 | ms |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays) | — | — | 1 | ms |
| | PLL closed-loop low bandwidth | _ | 0.3 | | MHz |
| f _{CLBW} | PLL closed-loop medium bandwidth | — | 1.5 | | MHz |
| | PLL closed-loop high bandwidth (170) | _ | 4 | | MHz |
| t _{PLL_PSERR} | Accuracy of PLL phase shift | _ | _ | ±50 | ps |

10

_

Minimum pulse width on the areset signal





ns

 $^{^{(169)}}$ This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.

⁽¹⁷⁰⁾ High bandwidth PLL settings are not supported in external feedback mode.

| Sumbol | Conditions | | C3, I3L | | | Unit | | | |
|--|---|-------|---------|-------|-------|------|-------|------|--|
| Symbol | Conditions | Min | Тур | Max | Min | Тур | Max | Onic | |
| True Differential I/O Standards - f _{HSDR} (data rate) | SERDES factor J = 3 to 10 (182), (183) | (184) | _ | 1250 | (184) | _ | 1050 | Mbps | |
| | SERDES factor $J \ge 4$ LVDS TX with DPA (185), (186), (187), (188) | (184) | | 1600 | (184) | _ | 1250 | Mbps | |
| | SERDES factor J = 2, uses DDR Registers | (184) | — | (189) | (184) | _ | (189) | Mbps | |
| | SERDES factor J = 1, uses SDR Register | (184) | — | (189) | (184) | | (189) | Mbps | |
| Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) (190) | SERDES factor J = 4 to 10 ⁽¹⁹¹⁾ | (184) | | 840 | (184) | | 840 | Mbps | |

⁽¹⁸²⁾ If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.

- ⁽¹⁸⁵⁾ Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.
- Requires package skew compensation with PCB trace length. (186)
- (187)Do not mix single-ended I/O buffer within LVDS I/O bank.
- Chip-to-chip communication only with a maximum load of 5 pF. (188)
- ⁽¹⁸⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.
- ⁽¹⁹⁰⁾ You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- ⁽¹⁹¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.



⁽¹⁸³⁾ The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹⁸⁴⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

2-64 FPP Configuration Timing when DCLK to DATA[] > 1

| Symbol | Parameter | Minimum | Maximum | Unit |
|---------------------|---|--|---------|------|
| t _{CD2CU} | CONF_DONE high to CLKUSR enabled | $4 \times \text{maximum DCLK}$ period | _ | — |
| t _{CD2UMC} | CONF_DONE high to user mode with CLKUSR option on | t _{CD2CU} + (8576 × CLKUSR period) ⁽²¹⁵⁾ | | _ |

Related Information

- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 2-57
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





⁽²¹⁵⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

| Term | Definition | | |
|----------------------|--|--|--|
| | Single-Ended WaveformVODPositive Channel (p) = VOHVCMNegative Channel (n) = VOLGroundGround | | |
| | Differential Waveform V_{0D} V_{0D} V_{0D} V_{0D} | | |
| f _{HSCLK} | Left and right PLL input clock frequency. | | |
| f _{HSDR} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. | | |
| f _{hsdrdpa} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA. | | |
| J | High-speed I/O block—Deserialization factor (width of parallel data bus). | | |



