
# E·XFL

# Intel - 5AGXMA5G4F35C4N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	8962
Number of Logic Elements/Cells	190000
Total RAM Bits	13284352
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma5g4f35c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

**Caution:** Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

## Table 1-1: Absolute Maximum Ratings for Arria V Devices

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Core voltage power supply	-0.50	1.43	V
V <sub>CCP</sub>	Periphery circuitry, PCIe <sup>®</sup> hardIP block, and transceiver physical coding sublayer (PCS) power supply	-0.50	1.43	V
V <sub>CCPGM</sub>	Configuration pins power supply	-0.50	3.90	V
V <sub>CC_AUX</sub>	Auxiliary supply	-0.50	3.25	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	-0.50	3.90	V
V <sub>CCPD</sub>	I/O pre-driver power supply	-0.50	3.90	V
V <sub>CCIO</sub>	I/O power supply	-0.50	3.90	V
V <sub>CCD_FPLL</sub>	Phase-locked loop (PLL) digital power supply	-0.50	1.80	V
V <sub>CCA_FPLL</sub>	PLL analog power supply	-0.50	3.25	V
V <sub>CCA_GXB</sub>	Transceiver high voltage power	-0.50	3.25	V
V <sub>CCH_GXB</sub>	Transmitter output buffer power	-0.50	1.80	V
V <sub>CCR_GXB</sub>	Receiver power	-0.50	1.50	V
V <sub>CCT_GXB</sub>	Transmitter power	-0.50	1.50	V
V <sub>CCL_GXB</sub>	Transceiver clock network power	-0.50	1.50	V
VI	DC input voltage	-0.50	3.80	V
V <sub>CC_HPS</sub>	HPS core voltage and periphery circuitry power supply	-0.50	1.43	V
V <sub>CCPD_HPS</sub>	HPS I/O pre-driver power supply	-0.50	3.90	V
V <sub>CCIO_HPS</sub>	HPS I/O power supply	-0.50	3.90	V
V <sub>CCRSTCLK_HPS</sub>	HPS reset and clock input pins power supply	-0.50	3.90	V



# Transceiver Specifications for Arria V GT and ST Devices

Symbol/Description	Condition	Transceiver Speed Grade 3			Unit
Symbol/Description	Condition	Min	Тур	Max	Onic
Supported I/O standards	1.2 V PCML, 1.4 VPCML	1.5 V PCML, 2.5	V PCML, Differe	ential LVPECL <sup>(40)</sup> ,	HCSL, and LVDS
Input frequency from REFCLK input pins	_	27		710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(41)</sup>			400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(41)</sup>			400	ps
Duty cycle	—	45		55	%
Peak-to-peak differential input voltage	—	200		300 <sup>(42)</sup> /2000	mV
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30		33	kHz
Spread-spectrum downspread	PCIe		0 to -0.5%		—
On-chip termination resistors	_		100		Ω
V <sub>ICM</sub> (AC coupled)	—	_	1.2	—	V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250		550	mV



<sup>&</sup>lt;sup>(40)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (41)

<sup>&</sup>lt;sup>(42)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
<b>t</b> (67)(71)	Period jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_		175	ps (p-p)
t <sub>CASC_OUTPJ_DC</sub> <sup>(67)(71)</sup>	in cascaded PLLs	F <sub>OUT</sub> < 100 MHz	_		17.5	mUI (p-p)
t <sub>DRIFT</sub>	Frequency drift after PFDENA is disabled for a duration of 100 $\mu s$		_	_	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	_	8	24	32	bits
k <sub>VALUE</sub>	Numerator of fraction		128	8388608	2147483648	
f <sub>RES</sub>	Resolution of VCO frequency	$f_{INPFD} = 100 \text{ MHz}$	390625	5.96	0.023	Hz

# **Related Information**

Memory Output Clock Jitter Specifications on page 1-57

Provides more information about the external memory interface clock output jitter specifications.


- Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz
- Downstream PLL: Downstream PLL BW > 2 MHz



<sup>&</sup>lt;sup>(71)</sup> The cascaded PLL specification is only applicable with the following conditions:

# LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications






### Table 1-42: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.25 Gbps

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350



### Figure 1-10: SPI Slave Timing Diagram



### **Related Information**

### SPI Controller, Arria V Hard Processor System Technical Reference Manual

Provides more information about rx\_sample\_delay.


# **SD/MMC Timing Characteristics**

## Table 1-54: Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Arria V Devices

After power up or cold reset, the Boot ROM uses drvsel = 3 and smplsel = 0 to execute the code. At the same time, the SD/MMC controller enters the Identification Phase followed by the Data Phase. During this time, the value of interface output clock SDMMC\_CLK\_OUT changes from a maximum of 400 kHz (Identification Phase) up to a maximum of 12.5 MHz (Data Phase), depending on the internal reference clock SDMMC\_CLK and the CSEL setting. The value of SDMMC\_CLK is based on the external oscillator frequency and has a maximum value of 50 MHz.



# Figure 1-16: I<sup>2</sup>C Timing Diagram



# **NAND Timing Characteristics**

### Table 1-60: NAND ONFI 1.0 Timing Requirements for Arria V Devices


The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. This table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the c4 output of the main HPS PLL and timing registers provided in the NAND controller.

Symbol	Description	Min	Max	Unit
T <sub>wp</sub> <sup>(89)</sup>	Write enable pulse width	10	_	ns
T <sub>wh</sub> <sup>(89)</sup>	Write enable hold time	7		ns
T <sub>rp</sub> <sup>(89)</sup>	Read enable pulse width	10		ns
T <sub>reh</sub> <sup>(89)</sup>	Read enable hold time	7		ns
T <sub>clesu</sub> <sup>(89)</sup>	Command latch enable to write enable setup time	10		ns
T <sub>cleh</sub> <sup>(89)</sup>	Command latch enable to write enable hold time	5		ns
T <sub>cesu</sub> <sup>(89)</sup>	Chip enable to write enable setup time	15		ns
T <sub>ceh</sub> <sup>(89)</sup>	Chip enable to write enable hold time	5		ns
T <sub>alesu</sub> <sup>(89)</sup>	Address latch enable to write enable setup time	10		ns
T <sub>aleh</sub> <sup>(89)</sup>	Address latch enable to write enable hold time	5		ns
T <sub>dsu</sub> <sup>(89)</sup>	Data to write enable setup time	10		ns

<sup>(89)</sup> Timing of the NAND interface is controlled through the NAND configuration registers.




# Figure 1-18: NAND Address Latch Timing Diagram







### Figure 1-20: NAND Data Read Timing Diagram



# **ARM Trace Timing Characteristics**

### Table 1-61: ARM Trace Timing Requirements for Arria V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Мах	Unit
CLK clock period	12.5	—	ns
CLK maximum duty cycle	45	55	%
CLK to D0 –D7 output data delay	-1	1	ns

# **UART Interface**

The maximum UART baud rate is 6.25 megasymbols per second.

# **GPIO Interface**

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 µs. The pulse width is based on a debounce clock frequency of 1 MHz.



### 1-76 FPGA JTAG Configuration Timing

POR Delay	Minimum	Maximum	Unit
Standard	100	300	ms

### **Related Information**

# **MSEL Pin Settings**

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

# **FPGA JTAG Configuration Timing**


# Table 1-64: FPGA JTAG Timing Parameters and Values for Arria V Devices

Symbol	Description	Min	Мах	Unit
t <sub>JCP</sub>	TCK clock period	<b>30, 167</b> <sup>(92)</sup>	_	ns
t <sub>JCH</sub>	TCK clock high time	14		ns
t <sub>JCL</sub>	TCK clock low time	14		ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2		ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3		ns
t <sub>JPH</sub>	JTAG port hold time	5		ns
t <sub>JPCO</sub>	JTAG port clock to output		12 <sup>(93)</sup>	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		14 <sup>(93)</sup>	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance	_	14 <sup>(93)</sup>	ns



<sup>&</sup>lt;sup>(92)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

<sup>&</sup>lt;sup>(93)</sup> A 1-ns adder is required for each VCCIO voltage step down from 3.0 V. For example, tJPCO= 13 ns if VCCIO of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.



Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



Date	Version	Changes
January 2015	2015.01.30	• Updated the description for V <sub>CC_AUX_SHARED</sub> to "HPS auxiliary power supply" in the following tables:
		<ul> <li>Absolute Maximum Ratings for Arria V Devices</li> <li>HPS Power Supply Operating Conditions for Arria V SX and ST Devices</li> <li>Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.</li> <li>Updated the conditions for transceiver reference clock rise time and fall time: Measure at ±60 mV of differential signal. Added a note to the conditions: REFCLK performance requires to meet transmitter REFCLK phase noise specification.</li> <li>Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.</li> </ul>
		<ul> <li>Updated HPS Clock Performance main_base_clk specifications from 525 MHz (for -I3 speed grade) and 462 MHz (for -C4 speed grade) to 400 MHz.</li> <li>Updated HPS PLL VCO maximum frequency to 1,600 MHz (for -C5, -I5, and -C6 speed grades), 1,850 MHz (for -C4 speed grade), and 2,100 MHz (for -I3 speed grade).</li> <li>Changed the symbol for HPS PLL input jitter divide value from NR to N.</li> <li>Removed "Slave select pulse width (Texas Instruments SSP mode)" parameter from the following tables:</li> </ul>
		<ul> <li>SPI Master Timing Requirements for Arria V Devices</li> <li>SPI Slave Timing Requirements for Arria V Devices</li> <li>Added descriptions to USB Timing Characteristics section in HPS Specifications: PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.</li> <li>Added HPS JTAG timing specifications.</li> <li>Updated FPGA JTAG timing specifications note as follows: A 1-ns adder is required for each V<sub>CCIO</sub> voltage step down from 3.0 V. For example, t<sub>JPCO</sub> = 13 ns if V<sub>CCIO</sub> of the TDO I/O bank = 2.5 V, or 14 ns if it equals 1.8 V.</li> <li>Updated the value in the V<sub>ICM</sub> (AC Coupled) row and in note 6 from 650 mV to 750 mV in the Transceiver Specifications for Arria V GT and ST Devices table.</li> </ul>



Symbol	Description	Conditions	Resistance Tolerance		Unit
Symbol	Description	Conditions	C3, I3L	C4, I4	Onic
25-Ω R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO}$ = 1.8 and 1.5 V	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 1.2 V$	±50	±50	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CCIO}$ = 1.8 and 1.5 V	±40	±40	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CCIO} = 1.2 V$	±50	±50	%
100-Ω R <sub>D</sub>	Internal differential termination (100- $\Omega$ setting)	$V_{CCIO} = 2.5 V$	±25	±25	%

## Figure 2-1: OCT Variation Without Re-Calibration for Arria V GZ Devices

$$\mathbf{R}_{\text{OCT}} = \mathbf{R}_{\text{SCAL}} \left( 1 + \left( \frac{dR}{dT} \times \bigtriangleup T \right) \pm \left( \frac{dR}{dV} \times \bigtriangleup V \right) \right)$$

Notes:

1. The  $R_{oct}$  value shows the range of OCT resistance with the variation of temperature and  $V_{ccio}$ . 2.  $R_{scAL}$  is the OCT resistance value at power-up. 3.  $\Delta T$  is the variation of temperature with respect to the temperature at power-up. 4.  $\Delta V$  is the variation of voltage with respect to the  $V_{ccio}$  at power-up. 5. dR/dT is the percentage change of  $R_{scAL}$  with temperature. 6. dR/dV is the percentage change of  $R_{scAL}$  with voltage

6. dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

# Table 2-12: OCT Variation after Power-Up Calibration for Arria V GZ Devices

Valid for a V<sub>CCIO</sub> range of  $\pm$ 5% and a temperature range of 0° to 85°C.





I/O Standard	V <sub>CCIO</sub> (V) <sup>(128)</sup>		V <sub>ID</sub> (mV) <sup>(129)</sup>		V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(130)</sup>			V <sub>OCM</sub> (V) <sup>(130)</sup>				
	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
RSDS (HIO) (133)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V		0.3		1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini- LVDS (HIO) (134)	2.375	2.5	2.625	200	_	600	0.4	_	1.325	0.25		0.6	1	1.2	1.4
LVPECL	_		_	300			0.6	D <sub>MAX</sub> ≤ 700 Mbps	1.8	_			_	_	_
(135), (136)			_	300			1	D <sub>MAX</sub> > 700 Mbps	1.6	_	_			_	_

### **Related Information**

**Glossary** on page 2-73



<sup>&</sup>lt;sup>(128)</sup> Differential inputs are powered by VCCPD which requires 2.5 V.

<sup>&</sup>lt;sup>(129)</sup> The minimum VID value is applicable over the entire common mode range, VCM.

RL range:  $90 \le RL \le 110 \Omega$ . (130)

<sup>&</sup>lt;sup>(133)</sup> For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

<sup>&</sup>lt;sup>(134)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

<sup>&</sup>lt;sup>(135)</sup> LVPECL is only supported on dedicated clock input pins.

<sup>&</sup>lt;sup>(136)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

# **Switching Characteristics**

# **Transceiver Performance Specifications**

# **Reference Clock**

# Table 2-22: Reference Clock Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit			
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Onit			
Reference Clock											
Supported I/O Standards	Dedicated reference clock pin										
	RX reference clock pin	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS									
Input Reference Clock Frequency (CMU PLL) <sup>(137)</sup>	_	40	_	710	40	_	710	MHz			
Input Reference Clock Frequency (ATX PLL) <sup>(137)</sup>	_	100	_	710	100	_	710	MHz			

<sup>(137)</sup> The input reference clock frequency options depend on the data rate and the device speed grade.



Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Onit
	DC gain setting = 0		0	_	—	0	_	dB
	DC gain setting = 1	—	2	_		2	_	dB
Programmable DC gain	DC gain setting = 2		4			4		dB
	DC gain setting = 3	—	6	_	—	6	—	dB
	DC gain setting = 4	_	8	—	_	8	—	dB

### **Related Information**

### Arria V Device Overview

For more information about device ordering codes.

# Transmitter

### Table 2-25: Transmitter Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transceiver Speed Grade 3			Unit	
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Мах	Onit	
Supported I/O Standards	1.4-V and 1.5-V PCML								
Data rate (Standard PCS)	—	600	_	9900	600	_	8800	Mbps	
Data rate (10G PCS)	_	600		12500	600	_	10312.5	Mbps	



# **Core Performance Specifications**

# **Clock Tree Specifications**

# Table 2-33: Clock Tree Performance for Arria V GZ Devices

Symbol	Perfor	Unit	
Synbol	C3, I3L	C4, I4	Onit
Global and Regional Clock	650	580	MHz
Periphery Clock	500	500	MHz

# **PLL Specifications**

# Table 2-34: PLL Specifications for Arria V GZ Devices

Symbol	Symbol Parameter		Тур	Max	Unit
f <sub>IN</sub> <sup>(167)</sup>	Input clock frequency (C3, I3L speed grade)	5	_	800	MHz
IIN	Input clock frequency (C4, I4 speed grade)	5	_	650	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	5		325	MHz
f <sub>FINPFD</sub>	Fractional Input clock frequency to the PFD	50	_	160	MHz
f <sub>VCO</sub> <sup>(168)</sup>	PLL VCO operating range (C3, I3L speed grade)	600		1600	MHz
IVCO	PLL VCO operating range (C4, I4 speed grade)	600	_	1300	MHz
t <sub>EINDUTY</sub>	Input clock or external feedback clock input duty cycle	40		60	%

<sup>(167)</sup> This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

<sup>(168)</sup> The VCO frequency reported by the Quartus II software in the **PLL Usage Summary** section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f<sub>VCO</sub> specification.

Arria V GZ Device Datasheet



Symbol	Conditions		C3, I3L			C4, I4		- Unit	
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max		
	SERDES factor $J = 3$ to 10 (192), (193), (194), (195), (196), (197)	150	_	1250	150		1050	Mbps	
True Differential I/O Standards - f <sub>HSDRDPA</sub> (data rate)	SERDES factor $J \ge 4$ LVDS RX with DPA (193), (195), (196), (197)	150		1600	150		1250	Mbps	
(uata fate)	SERDES factor J = 2, uses DDR Registers	(198)		(199)	(198)		(199)	Mbps	
	SERDES factor J = 1, uses SDR Register	(198)		(199)	(198)		(199)	Mbps	
	SERDES factor $J = 3$ to 10	(198)	—	(200)	(198)	_	(200)	Mbps	
f <sub>HSDR</sub> (data rate)	SERDES factor J = 2, uses DDR Registers	(198)	—	(199)	(198)		(199)	Mbps	
	SERDES factor J = 1, uses SDR Register	(198)	_	(199)	(198)		(199)	Mbps	

 $^{(192)}$  The  $F_{MAX}$  specification is based on the fast clock used for serial data. The interface  $F_{MAX}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(193)</sup> Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.

<sup>(194)</sup> Arria V GZ LVDS serialization and de-serialization factor needs to be x4 and above.

<sup>(195)</sup> Requires package skew compensation with PCB trace length.

<sup>(196)</sup> Do not mix single-ended I/O buffer within LVDS I/O bank.


<sup>(197)</sup> Chip-to-chip communication only with a maximum load of 5 pF.

<sup>(198)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

<sup>(199)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

<sup>(200)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.





# Non DPA Mode High-Speed I/O Specifications

## Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions	C3, I3L				Unit		
Symbol	Conditions	Min	Тур	Max	Min	Тур	Мах	
Sampling Window	_			300			300	ps



### Table 2-55: DCLK-to-DATA[] Ratio for Arria V GZ Devices

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×8	Disabled	Enabled	1
FFF X0	Enabled	Disabled	2
	Enabled	Enabled	2
	Disabled	Disabled	1
FPP ×16	Disabled	Enabled	2
111 ×10	Enabled	Disabled	4
	Enabled	Enabled	4
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
111 / 52	Enabled	Disabled	8
	Enabled	Enabled	8





Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CO</sub>	DCLK falling edge to AS_DATA0/ASDO output		4	ns
t <sub>SU</sub>	Data setup time before falling edge on DCLK	1.5	—	ns
t <sub>H</sub>	Data hold time after falling edge on DCLK	0	—	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode (216)	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK}$ period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (8576 × Clkusr period)	_	_

# Table 2-59: DCLK Frequency Specification in the AS Configuration Scheme

This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support  ${\tt DCLK}$  frequency of 100 MHz.

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz

## **Related Information**

- Passive Serial Configuration Timing on page 2-67
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





<sup>&</sup>lt;sup>(216)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.