Intel - <u>5AGXMA5G6F31C6N Datasheet</u>





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	8962
Number of Logic Elements/Cells	190000
Total RAM Bits	13284352
Number of I/O	384
Number of Gates	
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	896-BBGA, FCBGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma5g6f31c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain

Figure 1-2: Continuous Time-Linear Equalizer (CTLE) Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices



Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Symbol	V _{OD} Setting ⁽⁵⁸⁾	V _{OD} Value (mV)	V _{OD} Setting ⁽⁵⁸⁾	V _{OD} Value (mV)
	25	500	53	1060
	26	520	54	1080
	27	540	55	1100
	28	560	56	1120
	29	580	57	1140
	30	600	58	1160
	31	620	59	1180
	32	640	60	1200
	33	660		

Transmitter Pre-Emphasis Levels

The following table lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Arria V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy $|B| + |C| \le 60$ where $|B| = V_{OD}$ setting with termination value, $R_{TERM} = 100 \Omega$ and |C| = 1st post tap pre-emphasis setting.
- |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} 1)\% < 600\%$, where $V_{MAX} = |B| + |C|$ and $V_{MIN} = |B| |C|$.

Exception for PCIe Gen2 design: V_{OD} setting = 43 and pre-emphasis setting = 19 are allowed for PCIe Gen2 design with transmit de-emphasis – 6dB setting (pipe_txdeemp = 1'b0) using Altera PCIe Hard IP and PIPE IP cores.



⁽⁵⁸⁾ Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

1-44	PLL Specifications
------	--------------------

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		-3 speed grade	5	_	800 ⁽⁶¹⁾	MHz
$ f_{IN} = \begin{array}{c} -3 \text{ speed grade} & 5 & -1 \\ -4 \text{ speed grade} & 5 & -1 \\ -4 \text{ speed grade} & 5 & -1 \\ -5 \text{ speed grade} & 5 & -1 \\ -5 \text{ speed grade} & 5 & -1 \\ -5 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & 5 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & 600 & -1 \\ -6 \text{ speed grade} & 600 & -1 \\ -5 \text{ speed grade} & 600 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -1 & -1 \\ -6 \text{ speed grade} & -$	_	800 ⁽⁶¹⁾	MHz			
IIN	input clock frequency	clock frequency -3 speed grade 5 -4 speed grade 5 -5 speed grade 5 -6 speed grade 5 -6 speed grade 5 er input clock frequency to the $-$ 5 frequency detector (PFD) ional input clock frequency to the $-$ 50 -3 speed grade 600 -4 speed grade 600 -4 speed grade 600 -5 speed grade 600 -6 speed grade 600	_	750 ⁽⁶¹⁾	MHz	
		-6 speed grade	5	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MHz	
f _{INPFD}			5	_	325	MHz
f _{FINPFD}		_	50	_	160	MHz
f _{FINPFD} F f _{VCO} ⁽⁶²⁾ P (' t _{EINDUTY} In ir		-3 speed grade	600	_	1600	MHz
	PLL voltage-controlled oscillator	-4 speed grade	600	_	1600	MHz
	(VCO) operating range	-5 speed grade	600	_	1600	MHz
		-6 speed grade	600	_	1300	MHz
t _{EINDUTY}		_	40	_	60	%
		-3 speed grade	_	_	500 ⁽⁶³⁾	MHz
£	Output frequency for internal global or	-4 speed grade	_	_	500 ⁽⁶³⁾	MHz
LOUT	regional clock	-5 speed grade	_	-	500 ⁽⁶³⁾	MHz
f _{INPFD} f _{FINPFD}		-6 speed grade	_	_	400 ⁽⁶³⁾	MHz




⁽⁶¹⁾ This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

⁽⁶²⁾ The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.

⁽⁶³⁾ This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.

Figure 1-7: Timing Diagram for oe and dyn_term_ctrl Signals



Duty Cycle Distortion (DCD) Specifications

Table 1-47: Worst-Case DCD on Arria V I/O Pins

The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Symbol	-I3, -C4		-C5	, –15	-(26	Unit	
Symbol	Min	Мах	Min	Мах	Min	Мах	Ont	
Output Duty Cycle	45	55	45	55	45	55	%	

HPS Specifications


This section provides HPS specifications and timing for Arria V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six clock cycles of HPS_CLK1.




Symbol	Description	Min	Мах	Unit
T _{dh} ⁽⁸⁹⁾	Data to write enable hold time	5	—	ns
T _{cea}	Chip enable to data access time		25	ns
T _{rea}	Read enable to data access time		16	ns
T _{rhz}	Read enable to data high impedance		100	ns
T _{rr}	Ready to read enable low	20		ns

Figure 1-17: NAND Command Latch Timing Diagram







Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Term		Definition							
		Definition							
Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values values indicate the voltage levels at which the receiver must meet its timing specifications. The D indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. A receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This a is intended to provide predictable receiver timing in the presence of input waveform ringing. Single-Ended Voltage Referenced I/O Standard								
			V _{CCI0}						
	V _{0Н}		V _{IH(AC)}						
			VIH(DC)						
		V REF	/ V _{IL(DC)}						
		/	/ V il(AC)						
	V _{0L}								
			V _{SS}						
t _C	High-speed receiver/transmitter input and output clock period.								
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).								
t _{DUTY}	High-speed I/O block—Duty cycl	e on high-speed transmitter outpu	t clock.						



1-98 Document Revision History

Date	Version	Changes
July 2014	3.8	 Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements. Updated V_{CC_HPS} specification in Table 5. Added a note in Table 19: Differential inputs are powered by V_{CCPD} which requires 2.5 V. Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21. Updated description in "HPS PLL Specifications" section. Updated VCO range maximum specification in Table 39. Updated T_h and T_h specifications in Table 45. Added T_h specification in Table 47 and Figure 13. Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required. Removed "Remote update only in AS mode" specification in Table 58. Added DCLK device initialization clock source specification in Table 60. Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature. Removed f_{MAX_RU_CLK} specification in Table 63.
February 2014	3.7	 Updated V_{CCRSTCLK_HPS} maximum specification in Table 1. Added V_{CC_AUX_SHARED} specification in Table 1.
December 2013	3.6	 Added "HPS PLL Specifications". Added Table 24, Table 39, and Table 40. Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59. Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19. Removed table: GPIO Pulse Width for Arria V Devices.



2-2 Absolute Maximum Ratings

Lower number refers to faster speed grade.

L = Low power devices.

Transceiver Speed Grade	Core Speed Grade							
Transceiver speeu Graue	C3	C4	I3L	14				
2	Yes	_	Yes	-				
3		Yes		Yes				

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Arria V GZ devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions other than those listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 2-2: Absolute Maximum Ratings for Arria V GZ Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Power supply for core voltage and periphery circuitry	-0.5	1.35	V
V _{CCPT}	Power supply for programmable power technology	-0.5	1.8	V
V _{CCPGM}	Power supply for configuration pins	-0.5	3.9	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	-0.5	3.4	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.9	V
V _{CCPD}	I/O pre-driver power supply	-0.5	3.9	V
V _{CCIO}	I/O power supply	-0.5	3.9	V
V _{CCD_FPLL}	PLL digital power supply	-0.5	1.8	V
V _{CCA_FPLL}	PLL analog power supply	-0.5	3.4	V



Bus Hold Specifications

Table 2-9: Bus Hold Parameters for Arria V GZ Devices

			V _{CCIO}										
Parameter	Symbol	Conditions	1.2	2 V	1.5	5 V	1.8	8 V	2.5	5 V	3.() V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I _{SUSL}	V _{IN} > V _{IL} (maximum)	22.5		25.0	_	30.0	_	50.0		70.0		μΑ
High sustaining current	I _{SUSH}	V _{IN} < V _{IH} (minimum)	-22.5		-25.0		-30.0	_	-50.0		-70.0	_	μΑ
Low overdrive current	I _{ODL}	$\begin{array}{c} 0\mathrm{V} < \mathrm{V_{IN}} < \\ \mathrm{V_{CCIO}} \end{array}$		120	_	160		200		300	_	500	μA
High overdrive current	I _{ODH}	$0V < V_{IN} < V_{CCIO}$		-120		-160	_	-200		-300	_	-500	μΑ
Bus-hold trip point	V _{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.





Symbol/Description	Conditions	Transceiver Speed Grade 2			Transce	eiver Speed	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit	
Rise time	Measure at ±60 mV of differential signal ⁽¹³⁸⁾	_	_	400	_	_	400	20	
Fall time	Measure at ±60 mV of differential signal ⁽¹³⁸⁾		_	400	_		400	ps	
Duty cycle	—	45	_	55	45		55	%	
Spread-spectrum modulating clock frequency	PCI Express [®] (PCIe)	30	_	33	30		33	kHz	
Spread-spectrum downspread	PCIe	_	0 to	_	_	0 to	_	%	
			-0.5			-0.5			
On-chip termination resistors	—		100	_	_	100	_	Ω	
Absolute V _{MAX}	Dedicated reference clock pin		_	1.6	_		1.6	V	
	RX reference clock pin	_	_	1.2	_		1.2		
Absolute V _{MIN}	—	-0.4	_	_	-0.4	_	_	V	
Peak-to-peak differential input voltage	-	200	-	1600	200	_	1600	mV	
V _{ICM} (AC coupled)	Dedicated reference clock pin	1000/900/850 (139)		1000/900/850 (139)			mV		
· · ·	RX reference clock pin	1.	.0/0.9/0.85 (140)	1.0/0.9/0.85 ⁽¹⁴⁰⁾			mV	
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250		550	mV	



 ⁽¹³⁸⁾ REFCLK performance requires to meet transmitter REFCLK phase noise specification.
 (139) The reference clock common mode voltage is equal to the V_{CCR_GXB} power supply level.
 (140) This supply follows VCCR_GXB

2-28	Transmitter
------	-------------

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit			
Symbol/Description	Conditions	Min	Тур	Мах	Min	Тур	Max		
	85- Ω setting	_	85 ± 20%	_		85 ± 20%	_	Ω	
Differential on-chip termination	100-Ω setting	—	100 ± 20%	_		100 ± 20%		Ω	
resistors	120-Ω setting	_	120 ± 20%			120 ± 20%		Ω	
	150-Ω setting	_	150 ± 20%	_		150 ± 20%		Ω	
V _{OCM} (AC coupled)	0.65-V setting	_	650			650		mV	
V _{OCM} (DC coupled)	_		650			650		mV	
Intra-differential pair skew	Tx V _{CM} = 0.5 V and slew rate of 15 ps	_	_	15	_	_	15	ps	
Intra-transceiver block transmitter channel-to-channel skew	x6 PMA bonded mode	—		120		_	120	ps	
Inter-transceiver block transmitter channel-to-channel skew	xN PMA bonded mode	—	—	500	_	_	500	ps	

Related Information

Arria V Device Overview

For more information about device ordering codes.



2-32 Standard PCS Data Rate

ATX PLL			CMU PLL ⁽¹⁶¹⁾			fPLL			
Clock Network	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_
xN (Native PHY IP)	8.0	8.0 8.01 to 9.8304	Up to 13 channels above and below PLL Up to 7 channels above and below PLL	7.99	7.99	Up to 13 channels above and below PLL	3.125	3.125	Up to 13 channels above and below PLL

Standard PCS Data Rate

Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices

The maximum data rate is also constrained by the transceiver speed grade. Refer to the "Commercial and Industrial Speed Grade Offering for Arria V GZ Devices" table for the transceiver speed grade.

Mode ⁽¹⁶⁴⁾	Transceiver	PMA Width	20	20	16	16	10	10	8	8
Mode	Speed Grade	PCS/Core Width	40	20	32	16	20	10	16	8
FIFO	2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76
	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

⁽¹⁶¹⁾ ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.

⁽¹⁶⁴⁾ The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



AV-51002 2017.02.10

Symbol	Parameter	Min	Тур	Мах	Unit
t _{INCCJ} ⁽¹⁷¹⁾ , ⁽¹⁷²⁾	Input clock cycle-to-cycle jitter ($f_{REF} \ge 100 \text{ MHz}$)	—	_	0.15	UI (p-p)
'INCCJ , , , , ,	Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$)	-750		+750	ps (p-p)
t _{outpj_dc} ⁽¹⁷³⁾	Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
COUTPJ_DC	Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz)	_		17.5	mUI (p-p)
t _{FOUTPJ_DC} ⁽¹⁷³⁾	Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_		$250^{(176)}, \\ 175^{(174)}$	ps (p-p)
	Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz)	_	_	$25^{(176)}$, 17.5 ⁽¹⁷⁴⁾	mUI (p-p)
t (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTCCJ_DC} ⁽¹⁷³⁾	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL (f _{OUT} < 100 MHz)	_		17.5	mUI (p-p)
t _{FOUTCCJ_DC} ⁽¹⁷³⁾	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	—		250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾	ps (p-p)
	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$)			$25^{(176)}$, 17.5 ⁽¹⁷⁴⁾	mUI (p-p)

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.




⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

FPP Configuration Timing when DCLK to DATA[] = 1

Figure 2-7: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1

Timing waveform for FPP configuration when using a MAX[®] II or MAX V device as an external host.



Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. For FPP ×16, use DATA[15..0]. For FPP ×8, use DATA[7..0]. DATA[31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high when the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.

Arria V GZ Device Datasheet






Passive Serial Configuration Timing

Figure 2-10: PS Configuration Timing Waveform

Timing waveform for a passive serial (PS) configuration when using a MAX II device, MAX V device, or microprocessor as an external host.



Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. DATA0 is available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings in the Device and Pins Option.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF_DONE is released high after the Arria V GZ device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT_DONE pin is configured into the device, the INIT_DONE goes low.



Related Information

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Initialization

Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles	
Internal Oscillator	AS, PS, FPP	12.5		
CLKUSR ⁽²²²⁾	PS, FPP	125	8576	
CLKUSR	AS	100	8370	
DCLK	PS, FPP	125		

Configuration Files

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Arria V GZ Device Datasheet


Altera Corporation



⁽²²¹⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

⁽²²²⁾ To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.





2-76 Glossary	2-76	Glossary
---------------	------	----------

Term	Definition						
R _L	Receiver differential input discrete resistor (external to the Arria V GZ device).						
SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:						
	Bit Time						
	0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS (SW)						
Single-ended voltage referenced I/O standard	The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: Single-Ended Voltage Referenced I/O Standard $\frac{V_{\text{KEF}}}{V_{\text{REF}}} = \frac{V_{\text{KEC}}}{V_{\text{KEF}}} = \frac{V_{\text{KEC}}}{V_{\text{KEF}}}$						



Date	Version	Changes
July 2014	3.8	 Updated Table 21. Updated Table 22 V_{OCM} (DC Coupled) condition. Updated the DCLK note to Figure 6, Figure 7, and Figure 9. Added note to Table 5 and Table 6. Added the DCLK specification to Table 50. Added note to Table 51. Updated the list of parameters in Table 53.
February 2014	3.7	Updated Table 28.
December 2013	3.6	 Updated Table 2, Table 13, Table 18, Table 19, Table 22, Table 30, Table 33, Table 37, Table 38, Table 45, Table 46, Table 47, Table 56, Table 49. Updated "PLL Specifications".
August 2013	3.5	Updated Table 28.
August 2013	3.4	 Removed Preliminary tags for Table 2, Table 4, Table 5, Table 14, Table 27, Table 28, Table 29, Table 31, Table 32, Table 43, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, and Table 54. Updated Table 2 and Table 28.
June 2013	3.3	Updated Table 23, Table 28, Table 51, and Table 55.
May 2013	3.2	 Added Table 23. Updated Table 5, Table 22, Table 26, and Table 57. Updated Figure 6, Figure 7, Figure 8, and Figure 9.
March 2013	3.1	 Updated Table 2, Table 6, Table 7, Table 8, Table 19, Table 22, Table 26, Table 29, Table 52. Updated "Maximum Allowed Overshoot and Undershoot Voltage".
December 2012	3.0	Initial release.

