# E·XFL

#### Intel - 5AGXMA7G6F31C6N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	11460
Number of Logic Elements/Cells	242000
Total RAM Bits	15470592
Number of I/O	384
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	896-BBGA, FCBGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxma7g6f31c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AV-51002 2017.02.10

1-5

Symbol	Description	Condition	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(1)</sup>	Unit
V	Core veltage power supply	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
V <sub>CC</sub>	Core voltage power supply	-I3	1.12	1.15	1.18	V
V	Periphery circuitry, PCIe hard IP block,	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
V <sub>CCP</sub>	and transceiver PCS power supply	-I3	1.12	1.15	1.18	V
		3.3 V	3.135	3.3	3.465	V
V		3.0 V	2.85	3.0	3.15	V
V <sub>CCPGM</sub>	Configuration pins power supply	2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
V <sub>CC_AUX</sub>	Auxiliary supply	—	2.375	2.5	2.625	V
V <sub>CCBAT</sub> <sup>(2)</sup>	Battery back-up power supply	_	1.2	_	3.0	V
	(For design security volatile key register)					
		3.3 V	3.135	3.3	3.465	V
V <sub>CCPD</sub> <sup>(3)</sup>	I/O pre-driver power supply	3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V

<sup>(1)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

(2) If you do not use the design security feature in Arria V devices, connect V<sub>CCBAT</sub> to a 1.5-V, 2.5-V, or 3.0-V power supply. Arria V power-on reset (POR) circuitry monitors V<sub>CCBAT</sub>. Arria V devices do not exit POR if V<sub>CCBAT</sub> is not powered up.



<sup>&</sup>lt;sup>(3)</sup>  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25, or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.  $V_{CCPD}$  must be 3.3 V when  $V_{CCIO}$  is 3.3 V.

								V <sub>CCI</sub>	<sub>O</sub> (V)						
Parameter	Symbol	Condition	1	.2	1	.5	1.	.8	2	.5	3	.0	3.	.3	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold trip point	V <sub>TRIP</sub>	_	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

#### **OCT Calibration Accuracy Specifications**

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

#### Table 1-8: OCT Calibration Accuracy Specifications for Arria V Devices

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Ca	alibration Accura	су	Unit
Symbol	Description		–I3, –C4	–I5, –C5	-C6	Ont
25-Ω R <sub>S</sub>	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
50-Ω R <sub>S</sub>	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ R <sub>S</sub>	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	$V_{CCIO} = 1.2$	±15	±15	±15	%
50-Ω R <sub>T</sub>	Internal parallel termination with calibration ( $50-\Omega$ setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ ,60- $\Omega$ , and 120- $\Omega$ R <sub>T</sub>	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	V <sub>CCIO</sub> = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%



I/O Standard	V <sub>IL</sub>	<sub>.(DC)</sub> (V)	V <sub>IH(D</sub>	<sub>C)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> <sup>(14)</sup>	I <sub>OH</sub> <sup>(14)</sup> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	OH (יעייי)
HSTL-15 Class II	—	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	—	V <sub>REF</sub> – 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> – 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> – 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16
HSUL-12	—	V <sub>REF</sub> - 0.13	V <sub>REF</sub> + 0.13	_	V <sub>REF</sub> – 0.22	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$		_

# **Differential SSTL I/O Standards**

Table 1-17: Differential SSTL I/O Standards for Arria V Devices

I/O Standard		V <sub>CCIO</sub> (V)		V <sub>SW</sub>	<sub>ING(DC)</sub> (V)		$V_{X(AC)}(V)$		V <sub>SV</sub>	<sub>VING(AC)</sub> (V)
	Min	Тур	Max	Min	Мах	Min	Тур	Мах	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	$V_{CCIO} + 0.6$	V <sub>CCIO</sub> /2 – 0.2	_	V <sub>CCIO</sub> /2 + 0.2	0.62	$V_{CCIO} + 0.6$
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	$V_{CCIO} + 0.6$	V <sub>CCIO</sub> /2 – 0.175	_	V <sub>CCIO</sub> /2 + 0.175	0.5	$V_{CCIO} + 0.6$
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(15)	V <sub>CCIO</sub> /2 – 0.15	—	V <sub>CCIO</sub> /2 + 0.15	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-135	1.283	1.35	1.45	0.18	(15)	V <sub>CCIO</sub> /2 – 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> – V <sub>REF</sub> )	$2(V_{IL(AC)} - V_{REF})$

<sup>&</sup>lt;sup>(14)</sup> To meet the I<sub>OL</sub> and I<sub>OH</sub> specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I<sub>OL</sub> and I<sub>OH</sub> specifications in the datasheet.



 $<sup>^{(15)}</sup>$  The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

#### Table 1-21: Transceiver Clocks Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Transceiver Speed Grade 4			Transc	eiver Speed C	Unit	
Symbol/Description	Condition	Min	Тур	Мах	Min	Тур	Max	Onit
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	_	MHz
Transceiver Reconfigura- tion Controller IP (mgmt_ clk_clk) clock frequency	_	75	_	125	75	_	125	MHz

# Table 1-22: Receiver Specifications for Arria V GX and SX Devices

Sumbol/Doccription	Condition	Transc	eiver Speed G	irade 4	Transc	eiver Speed G	irade 6	Unit
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Onit
Supported I/O standards		]	1.5 V PCML,	2.5 V PCML,	LVPECL, an	d LVDS		
Data rate <sup>(28)</sup>	_	611	_	6553.6	611	_	3125	Mbps
Absolute $V_{MAX}$ for a receiver pin <sup>(29)</sup>	_		_	1.2	_	_	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	_			1.6			1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	_			2.2			2.2	V



 <sup>&</sup>lt;sup>(28)</sup> To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
 <sup>(29)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

Symbol/Description	Condition	Т	Transceiver Speed Grade 3					
Symbol/Description	Condition	Min	Тур	Мах	Unit			
Data rate (10-Gbps transceiver) <sup>(44)</sup>	_	0.611	—	10.3125	Gbps			
Absolute $V_{MAX}$ for a receiver pin <sup>(45)</sup>	_		_	1.2	V			
Absolute $\mathrm{V}_{\mathrm{MIN}}$ for a receiver pin	_	-0.4	_	_	V			
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	—	_	1.6	V			
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration	_	_	_	2.2	V			
Minimum differential eye opening at the receiver serial input pins <sup>(46)</sup>	_	100			mV			
V <sub>ICM</sub> (AC coupled)	_	_	750 <sup>(47)</sup> /800		mV			
V <sub>ICM</sub> (DC coupled)	$\leq 3.2 \mathrm{Gbps}^{(48)}$	670	700	730	mV			
	85- $\Omega$ setting		85		Ω			
Differential on-chip termination	100-Ω setting		100		Ω			
resistors	120-Ω setting		120		Ω			
	150-Ω setting		150		Ω			
t <sub>LTR</sub> <sup>(49)</sup>	_	_	_	10	μs			
t <sub>LTD</sub> <sup>(50)</sup>	_	4			μs			

<sup>&</sup>lt;sup>(45)</sup> The device cannot tolerate prolonged operation at this absolute maximum.



<sup>&</sup>lt;sup>(46)</sup> The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

 $<sup>^{(47)}</sup>$  The AC coupled  $V_{\rm ICM}$  is 750 mV for PCIe mode only.


<sup>&</sup>lt;sup>(48)</sup> For standard protocol compliance, use AC coupling.

 $<sup>^{(49)}</sup>$  t<sub>LTR</sub> is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

<sup>&</sup>lt;sup>(50)</sup> t<sub>LTD</sub> is time required for the receiver CDR to start recovering valid data after the rx\_is\_lockedtodata signal goes high.

# CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain

#### Figure 1-3: CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain for Arria V GX, GT, SX, and ST Devices





Protocol	Sub-protocol	Data Rate (Mbps)
	SONET 155	155.52
SONET	SONET 622	622.08
	SONET 2488	2,488.32
	GPON 155	155.52
Gigabit-capable passive optical network (GPON)	GPON 622	622.08
Orgabil-Capable passive optical network (Or ON)	GPON 1244	1,244.16
	GPON 2488	2,488.32
QSGMII	QSGMII 5000	5,000

# **Core Performance Specifications**

# **Clock Tree Specifications**

# Table 1-35: Clock Tree Specifications for Arria V Devices

Parameter		Unit		
Falanetei	-I3, -C4	–I5, –C5	-C6	Onic
Global clock and Regional clock	625	625	525	MHz
Peripheral clock	450	400	350	MHz

# **PLL Specifications**

# Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		-3 speed grade	_	_	670 <sup>(63)</sup>	MHz
f	Output frequency for external clock	-4 speed grade	_	_	670 <sup>(63)</sup>	MHz
f <sub>OUT_EXT</sub>	output	–5 speed grade	_	_	622 <sup>(63)</sup>	MHz
		-6 speed grade			500 <sup>(63)</sup>	MHz
t <sub>OUTDUTY</sub>	Duty cycle for external clock output (when set to 50%)		45	50	55	%
t <sub>FCOMP</sub>	External feedback clock compensation time	_	_	_	10	ns
t <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_ clk and scanclk	_	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of- device configuration or deassertion of areset	_	_		1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_			1	ms
		Low	_	0.3	_	MHz
f <sub>CLBW</sub>	PLL closed-loop bandwidth	Medium	_	1.5	_	MHz
		High <sup>(64)</sup>	_	4	_	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	_	_	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on the areset signal	_	10	_	_	ns
+ (65)(66)	Input dock and to and ittar	$F_{REF} \ge 100 \text{ MHz}$	_	_	0.15	UI (p-p)
t <sub>INCCJ</sub> <sup>(65)(66)</sup>	Input clock cycle-to-cycle jitter	$F_{REF} < 100 \text{ MHz}$	_	_	±750	ps (p-p)

<sup>&</sup>lt;sup>(64)</sup> High bandwidth PLL settings are not supported in external feedback mode.



<sup>&</sup>lt;sup>(65)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>&</sup>lt;sup>(66)</sup>  $F_{\text{REF}}$  is  $f_{\text{IN}}/N$ , specification applies when N = 1.

	Symbol	Condition		-I3, -C4		-l5, -C5			-C6			Unit
	Symbol	Condition	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Onit
	TCCS	True Differential I/O Standards	_	_	150	_	_	150	_	_	150	ps
	1003	Emulated Differential I/O Standards	_	_	300	_	_	300		_	300	ps
	True Differential I/O Standards - f <sub>HSDRDPA</sub>	SERDES factor J =3 to $10^{(76)}$	150		1250	150	_	1250	150		1050	Mbps
	(data rate)	SERDES factor $J \ge 8$ with DPA <sup>(76)(78)</sup>	150		1600	150	_	1500	150	_	1250	Mbps
Receiver		SERDES factor J = 3 to 10	(77)	_	(83)	(77)	_	(83)	(77)	_	(83)	Mbps
	f <sub>HSDR</sub> (data rate)	SERDES factor J = 1 to 2, uses DDR registers	(77)		(79)	(77)		(79)	(77)		(79)	Mbps
DPA Mode	DPA run length	_	—	_	10000	_	_	10000	_	_	10000	UI
Soft-CDR Mode	Soft-CDR ppm tolerance	_	_	_	300	_	_	300	_	_	300	±ppm
Non-DPA Mode	Sampling Window	_		_	300	_	_	300		_	300	ps


Arria V GX, GT, SX, and ST Device Datasheet



<sup>&</sup>lt;sup>(83)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

# **DPA Lock Time Specifications**

#### Figure 1-4: Dynamic Phase Alignment (DPA) Lock Time Specifications with DPA PLL Calibration Enabled



# Table 1-41: DPA Lock Time Specifications for Arria V Devices

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

Standard	Training Pattern Number of Data I Transitions in One Repetition of the Training Pattern		Number of Repetitions per 256 Data Transitions <sup>(84)</sup>	Maximum Data Transition		
SPI-4	0000000001111111111	2	128	640		
Parallel Rapid I/O	00001111	2	128	640		
r araner Rapid 1/0	10010000	4	64	640		
Miscellaneous	10101010	8	32	640		
wiscenaneous	01010101	8	32	640		

<sup>(84)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.



# **Memory Output Clock Jitter Specifications**

#### Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network Symbol		-I3, -C4		-I5, -C5		-C6		Unit
		Symbol	Min	Max	Min	Max	Min	Max	
Clock period jitter	PHYCLK	t <sub>JIT(per)</sub>	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t <sub>JIT(cc)</sub>	63		90		94		ps

# **OCT Calibration Block Specifications**

## Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks			20	MHz
T <sub>OCTCAL</sub>	Number of octus RCLK clock cycles required for $R_S$ OCT/ $R_T$ OCT calibration		1000		Cycles
T <sub>OCTSHIFT</sub>	Number of octusrclk clock cycles required for oct code to shift out		32		Cycles
T <sub>RS_RT</sub>	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	_	2.5	_	ns



#### Figure 1-12: USB Timing Diagram



# Ethernet Media Access Controller (EMAC) Timing Characteristics

## Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices


Symbol	Description	Min	Тур	Max	Unit
T <sub>clk</sub> (1000Base-T)	TX_CLK clock period	_	8		ns
T <sub>clk</sub> (100Base-T)	TX_CLK clock period	—	40		ns
T <sub>clk</sub> (10Base-T)	TX_CLK clock period		400		ns
T <sub>dutycycle</sub>	TX_CLK duty cycle	45	_	55	%
T <sub>d</sub>	TX_CLK to TXD/TX_CTL output data delay	-0.85		0.15	ns

#### Figure 1-13: RGMII TX Timing Diagram





#### Figure 1-20: NAND Data Read Timing Diagram



# **ARM Trace Timing Characteristics**

#### Table 1-61: ARM Trace Timing Requirements for Arria V Devices

Most debugging tools have a mechanism to adjust the capture point of trace data.

Description	Min	Мах	Unit
CLK clock period	12.5	—	ns
CLK maximum duty cycle	45	55	%
CLK to D0 –D7 output data delay	-1	1	ns

# **UART Interface**

The maximum UART baud rate is 6.25 megasymbols per second.

# **GPIO Interface**

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 µs. The pulse width is based on a debounce clock frequency of 1 MHz.



#### 1-94 Document Revision History

Term	Definition
V <sub>OX</sub>	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

# **Document Revision History**

Date	Version	Changes
December 2016	2016.12.09	<ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables: <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul>
June 2016	2016.06.10	<ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>





Date	Version	Changes
June 2012	2.0	<ul> <li>Updated for the Quartus II software v12.0 release:</li> <li>Restructured document.</li> <li>Updated "Supply Current and Power Consumption" section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added "Initialization" and "Configuration Files" sections.</li> </ul>
February 2012	1.3	<ul> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated V<sub>CCP</sub> description.</li> </ul>
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	<ul> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>
August 2011	1.0	Initial release.



Symbol	Description	Condition	Minimum <sup>(114)</sup>	Typical	Maximum <sup>(114)</sup>	Unit
V <sub>CCPT</sub>	Power supply for programmable power technology	_	1.45	1.50	1.55	V
V <sub>CC_AUX</sub>	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	V
V <sub>CCPD</sub> <sup>(116</sup>	I/O pre-driver (3.0 V) power supply		2.85	3.0	3.15	V
)	I/O pre-driver (2.5 V) power supply		2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	_	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply		2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply		1.71	1.8	1.89	V
V <sub>CCIO</sub>	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	_	1.283	1.35	1.45	V
	I/O buffers (1.25 V) power supply	_	1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	_	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply	_	2.85	3.0	3.15	V
V <sub>CCPGM</sub>	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V <sub>CCA</sub> _	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V <sub>CCD</sub> FPLL	PLL digital voltage regulator power supply	_	1.45	1.5	1.55	V
V <sub>CCBAT</sub> (117	Battery back-up power supply (For design security volatile key register)	_	1.2	—	3.0	V

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements.
Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>&</sup>lt;sup>(116)</sup>  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.

<sup>(117)</sup> If you do not use the design security feature in Arria V GZ devices, connect V<sub>CCBAT</sub> to a 1.2- to 3.0-V power supply. Arria V GZ power-on-reset (POR) circuitry monitors V<sub>CCBAT</sub>. Arria V GZ devices do not exit POR if V<sub>CCBAT</sub> is not powered up.

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах		
SSTL-135 Class I, II	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51  imes V_{ m CCIO}$	$0.49 \times V_{ m CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$		
SSTL-125 Class I, II	1.19	1.25	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{ m CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{ m CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$		
SSTL-12 Class I, II	1.14	1.20	1.26	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51 \times V_{ m CCIO}$	$0.49 \times V_{ m CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$		
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCIO</sub> /2	_		
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9		V <sub>CCIO</sub> /2	_		
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.53 \times V_{ m CCIO}$	_	V <sub>CCIO</sub> /2	_		
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	0.51 × V <sub>CCIO</sub>	_	—	_		

# Table 2-18: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V GZ Devices

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		$V_{IL(AC)}(V)$ $V_{IH(AC)}(V)$		V <sub>OL</sub> (V)	V <sub>OL</sub> (V) V <sub>OH</sub> (V)		l <sub>oh</sub> (mA)
	Min	Max	Min	Max	Мах	Min	Max	Min	l <sub>ol</sub> (mA)	י <sub>oh</sub> (יייי <i>ב</i> י)
SSTL-2 Class I	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> – 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7



#### Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Symbol/Description		Min	Тур	Max	Min	Тур	Мах	
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t <sub>pll_powerdown</sub> <sup>(153)</sup>	_	1	_		1	_	—	μs
t <sub>pll_lock</sub> <sup>(154)</sup>	_		—	10	_		10	μs

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

# ATX PLL

#### Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet

**Altera Corporation** 



 $t_{pll\_powerdown}$  is the PLL powerdown minimum pulse width. (153)

<sup>(154)</sup>  $t_{\text{pll} \text{ lock}}$  is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

Term	Definition					
t <sub>C</sub>	High-speed receiver and transmitter input and output clock period.					
TCCS (channel-to- channel-skew)	The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).					
t <sub>DUTY</sub>	High-speed I/O block—Duty cycle on the high-speed transmitter output clock.					
t <sub>FALL</sub>	Signal high-to-low transition time (80-20%)					
t <sub>INCCJ</sub>	Cycle-to-cycle jitter tolerance on the PLL clock input.					
t <sub>OUTPJ_IO</sub>	Period jitter on the general purpose I/O driven by a PLL.					
t <sub>OUTPJ_DC</sub>	Period jitter on the dedicated clock output driven by a PLL.					
t <sub>RISE</sub>	Signal low-to-high transition time (20-80%)					
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_C/w)$					
V <sub>CM(DC)</sub>	DC common mode input voltage.					
V <sub>ICM</sub>	Input common mode voltage—The common mode of the differential signal at the receiver.					
V <sub>ID</sub>	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.					
V <sub>DIF(AC)</sub>	AC differential input voltage—Minimum AC input differential voltage required for switching.					
V <sub>DIF(DC)</sub>	DC differential input voltage— Minimum DC input differential voltage required for switching.					
V <sub>IH</sub>	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.					
V <sub>IH(AC)</sub>	High-level AC input voltage					
V <sub>IH(DC)</sub>	High-level DC input voltage					
V <sub>IL</sub>	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.					
V <sub>IL(AC)</sub>	Low-level AC input voltage					
V <sub>IL(DC)</sub>	Low-level DC input voltage					

Altera Corporation



Term	Definition
V <sub>OCM</sub>	Output common mode voltage—The common mode of the differential signal at the transmitter.
V <sub>OD</sub>	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
V <sub>SWING</sub>	Differential input voltage
V <sub>X</sub>	Input differential cross point voltage
V <sub>OX</sub>	Output differential cross point voltage
W	High-speed I/O block—clock boost factor

# **Document Revision History**

Date	Version	Changes
February 2017	2017.02.10	• Changed the minimum value for t <sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is 1" table.
		<ul> <li>Changed the minimum value for t<sub>CD2UMC</sub> in the "FPP Timing Parameters for Arria V GZ Devices When the DCLK-to-DATA[] Ratio is &gt;1" table.</li> </ul>
		• Changed the minimum value for t <sub>CD2UMC</sub> in the "AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices" table.
		• Changed the minimum value for t <sub>CD2UMC</sub> in the "PS Timing Parameters for Arria V GZ Devices" table.
		<ul> <li>Changed the minimum number of clock cycles value in the "Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices" table.</li> </ul>

