

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	17110
Number of Logic Elements/Cells	362000
Total RAM Bits	19822592
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxmb3g4f35i5g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Operating Conditions	2-1
Operating Conditions  Switching Characteristics  Transceiver Performance Specifications  Core Performance Specifications  Periphery Performance  Configuration Specification  POR Specifications  TAC Configuration Specifications	2-21
Transceiver Performance Specifications	2-21
Core Performance Specifications	2-37
Periphery Performance	2-44
Configuration Specification	2-56
POR Specifications	2-56
JTAG Configuration Specifications	2-57
Fast Passive Parallel (FPP) Configuration Timing	2-57
Active Serial Configuration Timing	2-65
Active Serial Configuration Timing Passive Serial Configuration Timing	2-67
Initialization	2-69
Initialization	2-69
Remote System Upgrades Circuitry Timing Specification	2-70
User Watchdog Internal Oscillator Frequency Specification	2-71
User Watchdog Internal Oscillator Frequency Specification	2-71
Programmable IOE Delay	2-72
Programmable Output Buffer Delay	272.
Glossary	2-73
Document Revision History	2-78

Symbol	Description	Maximum	Unit
I <sub>XCVR-RX</sub> (DC)	DC current per transceiver receiver (RX) pin	50	mA

#### **Internal Weak Pull-Up Resistor**

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

Symbol	Description	Condition (V) <sup>(11)</sup>	Value <sup>(12)</sup>	Unit
		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
		$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
$ m R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the	$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
КрО	programmable pull-up resistor option.	$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{\text{CCIO}} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$	25	kΩ

#### **Related Information**

#### Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

Arria V GX, GT, SX, and ST Device Datasheet

The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $<sup>^{(11)}</sup>$  Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

<sup>(12)</sup> Valid with ±10% tolerances to cover changes over PVT.

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(16)</sup>			V <sub>ICM(DC)</sub> (V)		\	/ <sub>OD</sub> (V) <sup>(17</sup>	)	١	V <sub>OCM</sub> (V) <sup>(</sup>	17)(18)																				
I/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max																				
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Transceiver Specifications for Arria V GX and SX Devices and Transceiver Specifications for Arria V GT and ST Devices tables.																																		
2.5 V	2.375	2.5	2.625	100	V <sub>CM</sub> =	_	0.05	D <sub>MAX</sub> ≤ 1.25 Gbps	1.80	0.247	_	0.6	1.125	1.25	1.375																				
LVDS <sup>(19)</sup>	2.373	2.3	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	2.023	100	100	100	1.25 V	_	1.05	$D_{MAX} >$ 1.25 Gbps	1.55	0 <b>,2</b> 1,		0.0	1.123	1,23	1.373
RSDS (HIO) <sup>(20)</sup>	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	_	0.25	_	1.45	0.1	0.2	0.6	0.5	1.2	1.4																				
Mini-LVDS (HIO) <sup>(21)</sup>	2.375	2.5	2.625	200	_	600	0.300	_	1.425	0.25	_	0.6	1	1.2	1.4																				
LVPECL <sup>(22)</sup>				300			0.60	D <sub>MAX</sub> ≤ 700 Mbps	1.80																										
LVFECL				300			1.00	D <sub>MAX</sub> > 700 Mbps	1.60																										

• Transceiver Specifications for Arria V GX and SX Devices on page 1-23 Provides the specifications for transmitter, receiver, and reference clock I/O pin.



 $<sup>^{(16)}</sup>$  The minimum  $V_{ID}$  value is applicable over the entire common mode range,  $V_{CM}$ .

 $<sup>^{(17)}~</sup>R_L$  range:  $90 \le R_L \le 110~\Omega.$ 

<sup>(18)</sup> This applies to default pre-emphasis setting only.

<sup>(19)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 1.25 Gbps and 0 V to 1.85 V for data rates below 1.25 Gbps.

 $<sup>^{\</sup>left(20\right)}$  For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

 $<sup>^{\</sup>left(21\right)}$  For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.

For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

**Figure 1-9: SPI Master Timing Diagram** 




Table 1-53: SPI Slave Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
$T_{clk}$	CLK clock period	20	_	ns
$T_s$	MOSI Setup time	5	_	ns
$T_h$	MOSI Hold time	5	_	ns
$T_{suss}$	Setup time SPI_SS valid before first clock edge	8	_	ns
$T_{ m hss}$	Hold time SPI_SS valid after last clock edge	8	_	ns
$T_d$	MISO output delay	_	6	ns

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



Symbol	Description	Min	Max	Unit
$T_{dh}^{(89)}$	Data to write enable hold time	5	_	ns
$T_{cea}$	Chip enable to data access time	_	25	ns
$T_{rea}$	Read enable to data access time	_	16	ns
$T_{rhz}$	Read enable to data high impedance	_	100	ns
$T_{rr}$	Ready to read enable low	20	_	ns

Figure 1-17: NAND Command Latch Timing Diagram





Figure 1-18: NAND Address Latch Timing Diagram





## FPP Configuration Timing when DCLK-to-DATA[] >1

Table 1-67: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nconfig low to conf_done low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to nstatus low	_	600	ns
t <sub>CFG</sub>	nconfig low pulse width	2	_	μs
t <sub>STATUS</sub>	nstatus low pulse width	268	1506(98)	μs
t <sub>CF2ST1</sub>	nconfig high to nstatus high	_	1506 <sup>(99)</sup>	μs
t <sub>CF2CK</sub> <sup>(100)</sup>	nconfig high to first rising edge on DCLK	1506	_	μs
$t_{ST2CK}^{(100)}$	nstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
$t_{\mathrm{DH}}$	DATA[] hold time after rising edge on DCLK	$N - 1/f_{\rm DCLK}^{(101)}$	_	s
t <sub>CH</sub>	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
$t_{\mathrm{CL}}$	DCLK low time	$0.45 \times 1/f_{MAX}$	_	S
$t_{CLK}$	DCLK period	1/f <sub>MAX</sub>	_	S
$f_{MAX}$	DCLK frequency (FPP ×8/ ×16)	_	125	MHz
$t_R$	Input rise time	_	40	ns
$t_{\mathrm{F}}$	Input fall time	_	40	ns
t <sub>CD2UM</sub>	CONF_DONE high to user mode(102)	175	437	μs

<sup>(98)</sup> This value can be obtained if you do not delay configuration by extending the nconfig or nstatus low pulse width.

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



<sup>(99)</sup> This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

<sup>(100)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

N is the DCLK-to-DATA[] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.

<sup>(102)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CK</sub> <sup>(105)</sup>	nCONFIG high to first rising edge on DCLK	1506	_	μs
t <sub>ST2CK</sub> <sup>(105)</sup>	nstatus high to first rising edge of DCLK	2	_	μs
$t_{ m DSU}$	DATA[] setup time before rising edge on DCLK	5.5	_	ns
$t_{\mathrm{DH}}$	DATA[] hold time after rising edge on DCLK	0	_	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	_	s
$t_{CLK}$	DCLK period	1/f <sub>MAX</sub>	_	s
$f_{MAX}$	DCLK frequency	_	125	MHz
$t_{\rm CD2UM}$	CONF_DONE high to user mode(106)	175	437	μs
$t_{\mathrm{CD2CU}}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{\text{CD2CU}}$ + ( $T_{\text{init}}$ × CLKUSR period)	_	
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576	_	Cycles

# **PS Configuration Timing**

Provides the PS configuration timing waveform.



 $<sup>\</sup>begin{array}{ll} ^{(105)} \ \ \text{If nstatus is monitored, follow the } \ t_{\text{CF2CK}} \ \text{specification.} \ \text{If nstatus is not monitored, follow the } \ t_{\text{CF2CK}} \ \text{specification.} \end{array}$ 

<sup>(106)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	A1	71,015,712	439,960
	A3	71,015,712	439,960
	A5	101,740,800	446,360
Arria V GX	A7	101,740,800	446,360
Allia V GA	B1	137,785,088	457,368
	В3	137,785,088	457,368
	B5	185,915,808	463,128
	B7	185,915,808	463,128
	C3	71,015,712	439,960
Arria V GT	C7	101,740,800	446,360
Ailia V G1	D3	137,785,088	457,368
	D7	185,915,808	463,128
Arria V SX	В3	185,903,680	450,968
Airia V SA	B5	185,903,680	450,968
Arria V ST	D3	185,903,680	450,968
7111a V 31	D5	185,903,680	450,968

# **Minimum Configuration Time Estimation**

## Table 1-73: Minimum Configuration Time Estimation for Arria V Devices

The estimated values are based on the configuration .rbf sizes in Uncompressed .rbf Sizes for Arria V Devices table.



Term	Definition
$V_{OX}$	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

# **Document Revision History**

Date	Version	Changes
December 2016	2016.12.09	<ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables:         <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul>
June 2016	2016.06.10	<ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>



# **Arria V GZ Device Datasheet**

2

2017.02.10

AV-51002





This document covers the electrical and switching characteristics for Arria V GZ devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This document also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

#### **Related Information**

Arria V Device Overview

For information regarding the densities and packages of devices in the Arria V GZ family.

# **Electrical Characteristics**

# **Operating Conditions**

When you use Arria V GZ devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Arria V GZ devices, you must consider the operating requirements described in this datasheet.

Arria V GZ devices are offered in commercial and industrial temperature grades.

Commercial devices are offered in -3 (fastest) and -4 core speed grades. Industrial devices are offered in -3L and -4 core speed grades. Arria V GZ devices are offered in -2 and -3 transceiver speed grades.

### Table 2-1: Commercial and Industrial Speed Grade Offering for Arria V GZ Devices

C = Commercial temperature grade; I = Industrial temperature grade.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Symbol	Description	Condition	Minimum <sup>(114)</sup>	Typical	Maximum <sup>(114)</sup>	Unit
$V_{I}$	DC input voltage	_	-0.5	_	3.6	V
$V_{O}$	Output voltage	_	0	_	V <sub>CCIO</sub>	V
Т_	Operating junction temperature	Commercial	0	_	85	°C
1 ]	Operating junction temperature	Industrial	-40	_	100	°C
t	Power supply ramp time	Standard POR	200 μs	_	100 ms	_
t <sub>RAMP</sub>		Fast POR	200 μs	_	4 ms	_

#### **Recommended Transceiver Power Supply Operating Conditions**

Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

Symbol	Description	Minimum <sup>(118)</sup>	Typical	Maximum <sup>(118)</sup>	Unit	
$ m V_{CCA\_GXBL}$	Transceiver channel PLL power supply (left side)	2.85	3.0	3.15	V	
(119), (120)	Transcerver channel FLL power supply (left side)	2.375	2.5	2.625	V	
V <sub>CCA</sub> _ (119), (120)	Transceiver channel PLL power supply (right side)	2.85	3.0	3.15	V	
GXBR (119), (120)	Transcerver channel FLL power supply (fight side)	2.375	2.5	2.625	<b>V</b>	
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	0.82	0.85	0.88	V	
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	0.82	0.85	0.88	V	
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	0.82	0.85	0.88	V	

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.



<sup>(118)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

<sup>(120)</sup> When using ATX PLLs, the supply must be 3.0 V.

- PowerPlay Early Power Estimator User Guide For more information about the EPE tool.
- PowerPlay Power Analysis
   For more information about PowerPlay power analysis.

#### **Power Consumption**

Altera offers two ways to estimate power consumption for a design—the Excel-based Early Power Estimator and the Quartus II PowerPlay Power Analyzer feature.

**Note:** You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

#### **Related Information**

- PowerPlay Early Power Estimator User Guide For more information about the EPE tool.
- PowerPlay Power Analysis
   For more information about PowerPlay power analysis.

## I/O Pin Leakage Current

## Table 2-8: I/O Pin Leakage Current for Arria V GZ Devices

If  $V_O = V_{CCIO}$  to  $V_{CCIOMax}$ , 100  $\mu A$  of leakage current per I/O is expected.

Symbol	Description	Conditions	Min	Тур	Max	Unit
$I_{\mathrm{I}}$	Input pin	$V_{I} = 0 V \text{ to } V_{CCIOMAX}$	-30	_	30	μΑ
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0 V \text{ to } V_{CCIOMAX}$	-30	_	30	μΑ



### **Bus Hold Specifications**

Table 2-9: Bus Hold Parameters for Arria V GZ Devices

							V <sub>C</sub>	CIO					
Parameter	Symbol	Conditions	1.2	2 V	1.5	5 V	1.8	8 <b>V</b>	2.	5 <b>V</b>	3.0	V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (maximum)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μΑ
High sustaining current	I <sub>SUSH</sub>	$V_{IN} < V_{IH}$ (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Low overdrive current	$I_{ODL}$	$\begin{array}{c} 0 V < V_{IN} < \\ V_{CCIO} \end{array}$	_	120	_	160	_	200	_	300	_	500	μΑ
High overdrive current	$I_{ODH}$	0V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	V <sub>TRIP</sub>	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

## Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.



Symbol/Description	Conditions	Trans	ceiver Spee	Transc	eiver Spe	eiver Speed Grade 3		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
	VCO post-divider L = 2	8000	_	12500	8000	_	10312.5	Mbps
Supported data rate range	L = 4	4000	_	6600	4000	_	6600	Mbps
	L = 8 (155)	2000	_	3300	2000	_	3300	Mbps
t <sub>pll_powerdown</sub> (156)	_	1	_	_	1	_	_	μs
t <sub>pll_lock</sub> (157)	_			10	_	_	10	μs

- Arria V Device Overview
   For more information about device ordering codes.
- Transceiver Clocking in Arria V Devices
  For more information about clocking ATX PLLs.
- **Dynamic Reconfiguration in Arria V Devices**For more information about reconfiguring ATX PLLs.

#### **Fractional PLL**

### Table 2-28: Fractional PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

This clock can be further divided by central or local clock dividers making it possible to use ATX PLL for data rates < 1 Gbps. For more information about ATX PLLs, refer to the Transceiver Clocking in Arria V Devices chapter and the Dynamic Reconfiguration in Arria V Devices chapter.

<sup>(156)</sup> t<sub>pll\_powerdown</sub> is the PLL powerdown minimum pulse width.

t<sub>pll</sub> lock is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

Description	Min	Тур	Max	Unit
Diode ideality factor	1.006	1.008	1.010	_

# **Periphery Performance**

I/O performance supports several system interfaces, such as the **LVDS** high-speed I/O interface, external memory interface, and the **PCI/PCI-X** bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-**LVTTL/LVCMOS** are capable of a typical 167 MHz and 1.2-**LVCMOS** at 100 MHz interfacing frequency with a 10 pF load.

**Note:** The actual achievable frequency depends on design- and system-specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## **High-Speed I/O Specification**

### **High-Speed Clock Specifications**

## Table 2-39: High-Speed Clock Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

Arria V GZ devices support the following output standards using true LVDS output buffer types on all I/O banks.

- True RSDS output standard with data rates of up to 230 Mbps
- True mini-LVDS output standard with data rates of up to 340 Mbps



Symbol	Conditions		C3, I3L		C4, I4			Unit	
Зупівої	Conditions	Min	Тур	Max	Min	Тур	Max	Onit	
f <sub>HSCLK_in</sub> (input clock frequency) True Differential I/O Standards <sup>(179)</sup>	Clock boost factor W = 1 to 40 (180)	5	_	625	5	_	525	MHz	
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 (180)	5	_	625	5	_	525	MHz	
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 (180)	5	_	420	5	_	420	MHz	
f <sub>HSCLK_OUT</sub> (output clock frequency)	_	5	_	625 (181)	5	_	525 (181)	MHz	

## **Transmitter High-Speed I/O Specifications**

## Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



 $<sup>^{\</sup>left(179\right)}\,$  This only applies to DPA and soft-CDR modes.

<sup>(180)</sup> Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

<sup>(181)</sup> This is achieved by using the LVDS clock network.

## **Duty Cycle Distortion (DCD) Specifications**

#### Table 2-52: Worst-Case DCD on Arria V GZ I/O Pins

The DCD numbers do not cover the core clock network.

Symbol	С	3, I3L	C	Unit	
Symbol	Min	Max	Min	Max	Offic
Output Duty Cycle	45	55	45	55	%

# **Configuration Specification**

# **POR Specifications**

#### Table 2-53: Fast and Standard POR Delay Specification for Arria V GZ Devices

Select the POR delay based on the MSEL setting as described in the "Configuration Schemes for Arria V Devices" table in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

POR Delay	Minimum (ms)	Maximum (ms)
Fast	4	12 (202)
Standard	100	300

#### **Related Information**

Configuration, Design Security, and Remote System Upgrades in Arria V Devices



<sup>(202)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

# **JTAG Configuration Specifications**

Table 2-54: JTAG Timing Parameters and Values for Arria V GZ Devices

Symbol	Description	Min	Max	Unit
$t_{JCP}$	TCK clock period	30	_	ns
$t_{JCP}$	TCK clock period	167 (203)	_	ns
t <sub>JCH</sub>	TCK clock high time	14	<del>_</del>	ns
$t_{ m JCL}$	TCK clock low time	14	_	ns
t <sub>JPSU (TDI)</sub>	TDI JTAG port setup time	2	_	ns
t <sub>JPSU (TMS)</sub>	TMS JTAG port setup time	3	_	ns
$t_{JPH}$	JTAG port hold time	5	_	ns
$t_{ m JPCO}$	JTAG port clock to output	_	11 (204)	ns
$t_{ m JPZX}$	JTAG port high impedance to valid output	_	14 (204)	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	_	14 (204)	ns

# **Fast Passive Parallel (FPP) Configuration Timing**

## DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.



<sup>(203)</sup> The minimum TCK clock period is 167 ns if VCCBAT is within the range 1.2V-1.5V when you perform the volatile key programming.

 $<sup>^{(204)}</sup>$  A 1-ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO} = 12$  ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

Term	Definition								
$R_{\mathrm{L}}$	Receiver differential input discrete resistor (external to the Arria V GZ device).								
SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:								
		Bit Time							
		0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS (SW)							
Single-ended voltage	The IEDEC standard for SSTL	and HSTL I/O	defines b	oth the AC and DO	C input sign	nal values. T	he AC values indicate the		
referenced I/O standard	voltage levels at which the rece	The JEDEC standard for SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.							
	The new logic state is then man provide predictable receiver time.			. , ,		shold. This a	approach is intended to		
	Single-Ended Voltage Reference	ced I/O Standa	rd						
						V <sub>CCI0</sub>			
		V <sub>OH</sub>				V <sub>IH(AC)</sub>			
				V <sub>REF</sub>	V <sub>IL(DC)</sub>				
		V <sub>0L</sub>		//		V <sub>SS</sub>			

