# E·XFL

#### Intel - 5AGXMB5G4F35C5N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	19811
Number of Logic Elements/Cells	420000
Total RAM Bits	23625728
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxmb5g4f35c5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Figure 1-1: Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left( 1 + \left( \frac{dR}{dT} \times \Delta T \right) \pm \left( \frac{dR}{dV} \times \Delta V \right) \right)$$

The definitions for the equation are as follows:

- The R<sub>OCT</sub> value calculated shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- R<sub>SCAL</sub> is the OCT resistance value at power-up.
- $\Delta T$  is the variation of temperature with respect to the temperature at power up.
- $\Delta V$  is the variation of voltage with respect to the V<sub>CCIO</sub> at power up.
- dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- dR/dV is the percentage change of  $R_{SCAL}$  with voltage.

#### OCT Variation after Power-Up Calibration

#### Table 1-10: OCT Variation after Power-Up Calibration for Arria V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a  $V_{CCIO}$  range of  $\pm 5\%$  and a temperature range of 0°C to 85°C.

Symbol	Description	V <sub>CCIO</sub> (V)	Value	Unit
		3.0	0.100	
		2.5	0.100	
	OCT variation with voltage without recalibration	1.8	0.100	
dR/dV		1.5	0.100	%/mV
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	



AV-51002 2017.02.10

#### I/O Standard Specifications

Tables in this section list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Arria V devices.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

#### Single-Ended I/O Standards

I/O Standard		V <sub>CCIO</sub> (V) V <sub>IL</sub> (V) V <sub>IH</sub> (V)		(V)	V <sub>OL</sub> (V) V <sub>OH</sub> (V)		I <sub>OL</sub> <sup>(13)</sup>	Ι <sup>(13)</sup> (mΔ)				
	Min	Тур	Max	Min	Мах	Min	Мах	Мах	Min	(mA)		
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4	
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> – 0.2	2	-2	
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2	
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	
3.0-V PCI	2.85	3	3.15	—	$0.3 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{\rm CCIO}$	1.5	-0.5	
3.0-V PCI-X	2.85	3	3.15	—	$0.35 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5	
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1	
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	V <sub>CCIO</sub> – 0.45	2	-2	
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2	
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2	

Table 1-14: Single-Ended I/O Standards for Arria V Devices

(13) To meet the I<sub>OL</sub> and I<sub>OH</sub> specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I<sub>OL</sub> and I<sub>OH</sub> specifications in the datasheet.



#### Transceiver Specifications for Arria V GT and ST Devices

Table 1-26: Reference Clock Specifications	for Arria V GT and ST Devices
--	-------------------------------

Symbol/Description	Condition	Tran	sceiver Speed Gra	Unit						
Symbol/Description	Condition	Min	Тур	Мах	Onic					
Supported I/O standards	1.2 V PCML, 1.4 VPCML,	1.2 V PCML, 1.4 VPCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(40)</sup> , HCSL, and LVDS								
Input frequency from REFCLK input pins	_	27		710	MHz					
Rise time	Measure at ±60 mV of differential signal <sup>(41)</sup>	_		400	ps					
Fall time	Measure at ±60 mV of differential signal <sup>(41)</sup>			400	ps					
Duty cycle	_	45		55	%					
Peak-to-peak differential input voltage	—	200		300 <sup>(42)</sup> /2000	mV					
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30		33	kHz					
Spread-spectrum downspread	PCIe		0 to -0.5%		_					
On-chip termination resistors	—		100		Ω					
V <sub>ICM</sub> (AC coupled)	—		1.2		V					
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250		550	mV					



<sup>&</sup>lt;sup>(40)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

REFCLK performance requires to meet transmitter REFCLK phase noise specification. (41)

<sup>&</sup>lt;sup>(42)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		-3 speed grade	5	—	800(61)	MHz
f	Input clock frequency	-4 speed grade	5		800 <sup>(61)</sup>	MHz
IIN		–5 speed grade	5	_	750 <sup>(61)</sup>	MHz
		-6 speed grade	5		625(61)	MHz
f <sub>INPFD</sub>	Integer input clock frequency to the phase frequency detector (PFD)	_	5	_	325	MHz
f <sub>fINPFD</sub>	Fractional input clock frequency to the PFD		50	_	160	MHz
		-3 speed grade	600	—	1600	MHz
<b>f</b> (62)	PLL voltage-controlled oscillator (VCO) operating range	-4 speed grade	600	_	1600	MHz
IVCO		–5 speed grade	600		1600	MHz
		-6 speed grade	600		1300	MHz
t <sub>EINDUTY</sub>	Input clock or external feedback clock input duty cycle	_	40		60	%
		-3 speed grade	_	_	500 <sup>(63)</sup>	MHz
f	Output frequency for internal global or	-4 speed grade	—	—	500 <sup>(63)</sup>	MHz
LOUT	regional clock	-5 speed grade	_	_	500 <sup>(63)</sup>	MHz
		-6 speed grade	_	_	400 <sup>(63)</sup>	MHz



<sup>&</sup>lt;sup>(61)</sup> This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

<sup>&</sup>lt;sup>(62)</sup> The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

<sup>&</sup>lt;sup>(63)</sup> This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

AV-51002 2017.02.10

Symbol	Condition	-I3, -C4		-I5, -C5			-C6			Unit	
Symbol	Condition	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Ome
	SERDES factor J ≥ 8 <sup>(76)(78)</sup> , LVDS TX with RX DPA	(77)		1600	(77)		1500	(77)	_	1250	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	(77)		(79)	(77)		(79)	(77)		(79)	Mbps
Emulated Differential I/ O Standards with Three External Output Resistor Network - f <sub>HSDR</sub> (data rate) <sup>(80)</sup>	SERDES factor $J = 4$ to $10^{(81)}$	(77)	_	945	(77)		945	(77)	_	945	Mbps
Emulated Differential I/ O Standards with One External Output Resistor Network - f <sub>HSDR</sub> (data rate) <sup>(80)</sup>	SERDES factor $J = 4$ to $10^{(81)}$	(77)		200	(77)		200	(77)	_	200	Mbps
t <sub>x Jitter</sub> -True Differential	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps			160			160		_	160	ps
	Total Jitter for Data Rate < 600 Mbps			0.1		_	0.1	_		0.1	UI



 $<sup>^{(78)}</sup>$  The V<sub>CC</sub> and V<sub>CCP</sub> must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

<sup>&</sup>lt;sup>(79)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f<sub>OUT</sub>), provided you can close the design timing and the signal integrity simulation is clean.

<sup>&</sup>lt;sup>(80)</sup> You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

<sup>&</sup>lt;sup>(81)</sup> When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

Cumbal	Condition	–I3, –C4		–I5, –C5			-C6			11	
Symbol	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>x Jitter</sub> -Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps	_		260	_	_	300	_		350	ps
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	—		0.16	_	_	0.18	_		0.21	UI
t <sub>x Jitter</sub> -Emulated Differential I/O Standards with One External Output Resistor Network	_			0.15		_	0.15			0.15	UI
t <sub>DUTY</sub>	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards <sup>(82)</sup>			160	_	_	180			200	ps
t <sub>RISE</sub> and t <sub>FALL</sub>	Emulated Differential I/O Standards with Three External Output Resistor Network		_	250		_	250		_	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	_		500	_		500	_		500	ps



 $<sup>^{(82)}\,</sup>$  This applies to default pre-emphasis and  $V_{OD}$  settings only.

Symbol		Condition	-I3, -C4			–I5, –C5			-C6			Unit
	Symbol	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	TCCS	True Differential I/O Standards		_	150		-	150	_	_	150	ps
		Emulated Differential I/O Standards			300		_	300		_	300	ps
True Differential I/O Standards - f <sub>HSDRDPA</sub> (data rate) Receiver f <sub>HSDR</sub> (data rate)	SERDES factor J =3 to $10^{(76)}$	150		1250	150		1250	150		1050	Mbps	
	(data rate)	SERDES factor $J \ge 8$ with DPA <sup>(76)(78)</sup>	150	_	1600	150	_	1500	150	_	1250	Mbps
		SERDES factor J = 3 to 10	(77)	_	(83)	(77)	_	(83)	(77)	_	(83)	Mbps
	f <sub>HSDR</sub> (data rate)	SERDES factor J = 1 to 2, uses DDR registers	(77)		(79)	(77)	_	(79)	(77)	_	(79)	Mbps
DPA Mode	DPA run length		_	_	10000	_	_	10000	_	_	10000	UI
Soft-CDR Mode	Soft-CDR ppm tolerance			_	300		_	300		_	300	±ppm
Non-DPA Mode	Sampling Window				300		_	300		_	300	ps

Arria V GX, GT, SX, and ST Device Datasheet



<sup>&</sup>lt;sup>(83)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

#### Figure 1-15: MDIO Timing Diagram



# I<sup>2</sup>C Timing Characteristics

## Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

Symbol	Description	Standar	d Mode	Fast l	Mode	Unit	
Symbol	Description	Min	Max	Min	Max	Ont	
T <sub>clk</sub>	Serial clock (SCL) clock period	10	—	2.5		μs	
T <sub>clkhigh</sub>	SCL high time	4.7	—	0.6		μs	
T <sub>clklow</sub>	SCL low time	4	—	1.3		μs	
T <sub>s</sub>	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1		μs	
T <sub>h</sub>	Hold time for SCL to SDA data	0	3.45	0	0.9	μs	
T <sub>d</sub>	SCL to SDA output data delay	—	0.2		0.2	μs	
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	_	0.6		μs	
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	_	0.6		μs	
T <sub>su_stop</sub>	Setup time for a stop condition	4	_	0.6	_	μs	



#### Figure 1-18: NAND Address Latch Timing Diagram







#### Figure 1-19: NAND Data Write Timing Diagram





- PS Configuration Timing on page 1-81
- AS Configuration Timing

Provides the AS configuration timing waveform.

# **DCLK Frequency Specification in the AS Configuration Scheme**

#### Table 1-69: DCLK Frequency Specification in the AS Configuration Scheme

This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Parameter	Minimum	Typical	Maximum	Unit
	5.3	7.9	12.5	MHz
DOLY frequency in AS configuration scheme	10.6	15.7	25.0	MHz
belk frequency in AS configuration scheme	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz

# **PS Configuration Timing**

#### Table 1-70: PS Timing Parameters for Arria V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	_	600	ns
t <sub>CF2ST0</sub>	nconfig low to nstatus low	—	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	_	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1506 <sup>(103)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	_	1506(104)	μs

 $<sup>^{(103)}\,</sup>$  You can obtain this value if you do not delay configuration by extending the <code>nCONFIG</code> or <code>nSTATUS</code> low pulse width.



<sup>&</sup>lt;sup>(104)</sup> You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

#### 1-82 PS Configuration Timing

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CK}^{(105)}$	nCONFIG high to first rising edge on DCLK	1506	—	μs
t <sub>ST2CK</sub> <sup>(105)</sup>	nSTATUS high to first rising edge of DCLK	2		μs
t <sub>DSU</sub>	DATA[] setup time before rising edge on DCLK	5.5		ns
t <sub>DH</sub>	DATA[] hold time after rising edge on DCLK	0	_	ns
t <sub>CH</sub>	DCLK high time	$0.45  imes 1/f_{ m MAX}$		S
t <sub>CL</sub>	DCLK low time	$0.45 \times 1/f_{MAX}$		S
t <sub>CLK</sub>	DCLK period	1/f <sub>MAX</sub>		S
f <sub>MAX</sub>	DCLK frequency	_	125	MHz
t <sub>CD2UM</sub>	CONF_DONE high to user mode <sup>(106)</sup>	175	437	μs
t <sub>CD2CU</sub>	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK period}$		_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU}$ + ( $T_{init}$ × CLKUSR period)		_
T <sub>init</sub>	Number of clock cycles required for device initialization	8,576		Cycles

**Related Information** 

**PS Configuration Timing** 

Provides the PS configuration timing waveform.



 $<sup>^{(105)}</sup>$  If <code>nstatus</code> is monitored, follow the  $t_{ST2CK}$  specification. If <code>nstatus</code> is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>&</sup>lt;sup>(106)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Symbol	Description	Condition	Minimum <sup>(114)</sup>	Typical	Maximum <sup>(114)</sup>	Unit
VI	DC input voltage	_	-0.5	_	3.6	V
Vo	Output voltage		0	_	V <sub>CCIO</sub>	V
Т.	Operating junction temperature	Commercial	0		85	°C
IJ	Operating junction temperature	Industrial	-40	_	100	°C
t	Power supply ramp time	Standard POR	200 µs	_	100 ms	
'RAMP		Fast POR	200 µs	—	4 ms	

#### **Recommended Transceiver Power Supply Operating Conditions**

#### Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

Symbol	Description	Minimum <sup>(118)</sup>	Typical	Maximum <sup>(118)</sup>	Unit
V <sub>CCA_GXBL</sub>	Transcaiver channel DLL newer supply (left side)	2.85	3.0	3.15	V
(119), (120)	Transceiver channel FLL power supply (left side)	2.375	2.5	2.625	V
V <sub>CCA</sub>	Transcaiver channel DLL never supply (right side)	2.85	3.0	3.15	V
GXBR <sup>(119)</sup> , <sup>(120)</sup>	Transceiver channel FLL power supply (fight side)	2.375	2.5	2.625	V
V <sub>CCHIP_L</sub>	Transceiver hard IP power supply (left side)	0.82	0.85	0.88	V
V <sub>CCHSSI_L</sub>	Transceiver PCS power supply (left side)	0.82	0.85	0.88	V
V <sub>CCHSSI_R</sub>	Transceiver PCS power supply (right side)	0.82	0.85	0.88	V

<sup>(114)</sup> The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(118)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(120)</sup> When using ATX PLLs, the supply must be 3.0 V.



<sup>(119)</sup> This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

**Bus Hold Specifications** 

#### Table 2-9: Bus Hold Parameters for Arria V GZ Devices

			V <sub>cCIO</sub>										
Parameter	Symbol	Conditions	1.2 V		1.5 V		1.8 V		2.5 V		3.0 V		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	22.5	_	25.0	_	30.0		50.0	_	70.0	_	μΑ
High sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μΑ
Low overdrive current	I <sub>ODL</sub>	$0V < V_{IN} < V_{CCIO}$	_	120	_	160	_	200	_	300	_	500	μΑ
High overdrive current	I <sub>ODH</sub>	$0V < V_{IN} < V_{CCIO}$	—	-120	_	-160	_	-200		-300	_	-500	μΑ
Bus-hold trip point	V <sub>TRIP</sub>		0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

#### **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

#### Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.





#### I/O Standard Specifications

The  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

#### Table 2-16: Single-Ended I/O Standards for Arria V GZ Devices

1/O Standard		V <sub>CCIO</sub> (V)		VII	_ (V)	V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	Ι (mΔ)	I <sub>OH</sub> (mA)
i/O Stanuaru	Min	Тур	Max	Min	Max	Min	Max	Мах	Min	10L (1114)	10H (111A)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{ m CCIO}$	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	$0.25  imes V_{ m CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{\rm CCIO}$	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	$0.25 \times V_{ m CCIO}$	$0.75 \times V_{CCIO}$	2	-2

#### Table 2-17: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria V GZ Devices

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)			
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	$0.51  imes V_{ m CCIO}$	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5  imes V_{ m CCIO}$	0.51 × V <sub>CCIO</sub>	$0.49 \times V_{CCIO}$	0.5 × VCCIO	$0.51 \times V_{CCIO}$	



#### Table 2-19: Differential SSTL I/O Standards for Arria V GZ Devices

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>SWING(DC)</sub> (V)		V <sub>X(AC)</sub> (V)				V <sub>SWING(AC)</sub> (V)		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max		
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.2		V <sub>CCIO</sub> /2 + 0.2	0.62	$V_{CCIO} + 0.6$		
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.175	_	V <sub>CCIO</sub> /2 + 0.175	0.5	$V_{CCIO} + 0.6$		
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(127)	V <sub>CCIO</sub> /2 - 0.15		V <sub>CCIO</sub> /2 + 0.15	0.35	_		
SSTL-135 Class I, II	1.283	1.35	1.45	0.2	(127)	V <sub>CCIO</sub> /2 - 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	$2(V_{IL(AC)} - V_{REF})$		
SSTL-125 Class I, II	1.19	1.25	1.31	0.18	(127)	V <sub>CCIO</sub> /2 - 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	_		
SSTL-12 Class I, II	1.14	1.2	1.26	0.18		V <sub>REF</sub> -0.15	V <sub>CCIO</sub> /2	V <sub>REF</sub> + 0.15	-0.30	0.30		

#### Table 2-20: Differential HSTL and HSUL I/O Standards for Arria V GZ Devices

I/O Standard	V <sub>CCIO</sub> (V)		$V_{DIF(DC)}(V)$		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)		
	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Мах
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.78		1.12	0.78	_	1.12	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68		0.9	0.68		0.9	0.4	—



 $<sup>^{(127)}</sup>$  The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

Mode <sup>(164)</sup> Trans Speed	Transceiver	PMA Width	20	20	16	16	10	10	8	8
	Speed Grade	PCS/Core Width	40	20	32	16	20	10	16	8
Degister	2	C3, I3L core speed grade	9.9	9	7.92	7.2	4.9	4.,5	3.92	3.6
icgistei	3	C4, I4 core speed grade	8.8	8.2	7.04	6.56	4.4	4.1	3.52	3.28

**Operating Conditions** on page 2-1

#### **10G PCS Data Rate**

#### Table 2-31: 10G PCS Approximate Maximum Data Rate (Gbps) for Arria V GZ Devices

Mode <sup>(165)</sup>	Transceiver Speed	PMA Width	64	40	40	40	32	32
Mode	Grade	PCS Width	64	66/67	50	40	64/66/67	32
FIEO	2	C3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88
FIFO	3	C4, I4 core speed grade	10.3125	10.3125	10.69	10.3125	9.92	9.92
Pagistar	2	C3, I3L core speed grade	12.5	12.5	10.69	12.5	10.88	10.88
Register	3	C4, I4 core speed grade	10.3125	10.3125	10.69	10.3125	9.92	9.92

<sup>&</sup>lt;sup>(164)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.



<sup>&</sup>lt;sup>(165)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

## Initialization

#### Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, FPP	12.5	
ara. (222)	PS, FPP	125	9576
CLKUSR	AS	100	8370
DCLK	PS, FPP	125	

# **Configuration Files**

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Arria V GZ Device Datasheet

**Altera Corporation** 



<sup>&</sup>lt;sup>(221)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>(222)</sup> To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reconfiguration input for the ALTREMOTE\_UPDATE IP core, refer to the "User Watchdog Timer" section.
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices For more information about the reset\_timer input for the ALTREMOTE\_UPDATE IP core, refer to the "Remote System Upgrade State Machine" section.

# User Watchdog Internal Oscillator Frequency Specification

#### Table 2-65: User Watchdog Internal Oscillator Frequency Specifications

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

# I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete placeand-route.

#### **Related Information**

# **Arria V Devices Documentation page**

For the Excel-based I/O Timing spreadsheet

#### Arria V GZ Device Datasheet

Altera Corporation



<sup>&</sup>lt;sup>(226)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

<sup>&</sup>lt;sup>(227)</sup> This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

Date	Version	Changes
June 2016	2016.06.20	<ul> <li>Changed column heading from "Value" to "Maximum" in the "Pin Capacitance for Arria V GZ Devices" table.</li> <li>Changed the minimum supported data rate range values from "1000" to "2000" in the "ATX PLL Specifications for Arria V GZ Devices" table.</li> <li>Added the supported data rates for the following output standards using true LVDS output buffer types in the "High-Speed Clock Specifications for Arria V GZ Devices" table:</li> <li>True RSDS output standard: data rates of up to 230 Mbps</li> <li>True mini-LVDS output standard: data rates of up to 340 Mbps</li> </ul>
December 2015	2015.12.16	<ul> <li>Removed the CDR ppm tolerance specification from the "Receiver Specifications for Arria V GZ Devices" table.</li> <li>Removed transmitter rise and fall time specifications from the "Transmitter Specifications for Arria V GZ Devices" table.</li> <li>Changed the .rbf sizes in the "Uncompressed .rbf Sizes for Arria V GZ Devices" table.</li> <li>Added a footnote to the "Transmitter High-Speed I/O Specifications for Arria V GZ Devices" table.</li> </ul>
June 2015	2015.06.16	<ul> <li>Changed the conditions for the reference clock rise and fall time and added a note to the condition in the "Reference Clock Specifications for Arria V GZ Devices" table.</li> <li>Added a note to the "Minimum differential eye opening at receiver serial input pins" specification in the "Receiver Specifications for Arria V GZ Devices" table.</li> </ul>
January 2015	2015.01.30	<ul> <li>Added 240-Ω to the "OCT Calibration Accuracy Specifications for Arria V GZ Devices" table.</li> <li>Changed the CDR PPM tolerance spec in the "Receiver Specifications for Arria V GZ Devices" table.</li> <li>Added additional max data rate for fPLL in the "Fractional PLL Specifications for Arria V GZ Devices" table.</li> </ul>

