

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	23780
Number of Logic Elements/Cells	504000
Total RAM Bits	27695104
Number of I/O	544
Number of Gates	-
Voltage - Supply	1.07V ~ 1.13V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA Exposed Pad
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agxmb7g4f35c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	V <sub>CCIO</sub> (V)	Value	Unit
		3.0	0.189	
		2.5	0.208	
	OCT variation with temperature without recalibration	1.8	0.266	
dR/dT		1.5	0.273	%/°C
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	

## Pin Capacitance

Table 1-11: Pin Capacitance for Arria V Devices

Symbol	Description	Maximum	Unit
$C_{IOTB}$	Input capacitance on top/bottom I/O pins	6	pF
$C_{IOLR}$	Input capacitance on left/right I/O pins	6	pF
$C_{OUTFB}$	Input capacitance on dual-purpose clock output/feedback pins	6	pF
C <sub>IOVREF</sub>	Input capacitance on V <sub>REF</sub> pins	48	pF

# **Hot Socketing**

Table 1-12: Hot Socketing Specifications for Arria V Devices

Symbol	Description	Maximum	Unit
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300	μΑ
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 <sup>(10)</sup>	mA
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver transmitter (TX) pin	100	mA

## Arria V GX, GT, SX, and ST Device Datasheet

## Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 1-16: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria V Devices

I/O Standard	V <sub>II</sub>	<sub>-(DC)</sub> (V)	V <sub>IH(Do</sub>	<sub>C)</sub> (V)	V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> <sup>(14)</sup>	I <sub>OH</sub> <sup>(14)</sup> (mA)
i/O Standard	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	IOH. (IIIA)
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	$V_{REF} + 0.15$	$V_{\rm CCIO} + 0.3$	V <sub>REF</sub> - 0.31	$V_{REF} + 0.31$	V <sub>TT</sub> - 0.608	$V_{TT} + 0.608$	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> – 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	$V_{REF} + 0.31$	V <sub>TT</sub> - 0.81	$V_{TT} + 0.81$	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> – 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	$V_{\rm CCIO} + 0.3$	V <sub>REF</sub> - 0.25	$V_{REF} + 0.25$	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	_	V <sub>REF</sub> - 0.09	$V_{REF} + 0.09$	_	V <sub>REF</sub> - 0.16	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	_	_
SSTL-125	_	V <sub>REF</sub> - 0.85	$V_{REF} + 0.85$	_	V <sub>REF</sub> - 0.15	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	_	_
HSTL-18 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	_	V <sub>REF</sub> - 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	_	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	_	V <sub>REF</sub> – 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> - 0.4	8	-8

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



Transceiver Specifications for Arria V GT and ST Devices on page 1-29
 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

# **Switching Characteristics**

This section provides performance characteristics of Arria V core and periphery blocks.

# **Transceiver Performance Specifications**

Transceiver Specifications for Arria V GX and SX Devices

Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Trans	ceiver Speed Gr	ade 4	Transco	Unit		
Symbol/Description	Condition	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O standards	1.2 V PCM	L, 1.4 V PCN	L,1.5 V PCML	, 2.5 V PCMI	L, Differentia	LVPECL <sup>(23)</sup> ,	HCSL, and	LVDS
Input frequency from REFCLK input pins	_	27	_	710	27	_	710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(24)</sup>	_	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(24)</sup>	_	_	400	_	_	400	ps
Duty cycle	_	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	300 <sup>(25)</sup> / 2000	200	_	300 <sup>(25)</sup> / 2000	mV

Send Feedback

<sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

<sup>(24)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.

<sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Protocol	Sub-protocol	Data Rate (Mbps)
	CPRI E6LV	614.4
	CPRI E6HV	614.4
	CPRI E6LVII	614.4
	CPRI E12LV	1,228.8
	CPRI E12HV	1,228.8
	CPRI E12LVII	1,228.8
Common Public Radio Interface (CPRI)	CPRI E24LV	2,457.6
	CPRI E24LVII	2,457.6
	CPRI E30LV	3,072
	CPRI E30LVII	3,072
	CPRI E48LVII	4,915.2
	CPRI E60LVII	6,144
	CPRI E96LVIII(60)	9,830.4
Gbps Ethernet (GbE)	GbE 1250	1,250
	OBSAI 768	768
OBSAI	OBSAI 1536	1,536
OBSAI	OBSAI 3072	3,072
	OBSAI 6144	6,144
	SDI 270 SD	270
Serial digital interface (SDI)	SDI 1485 HD	1,485
	SDI 2970 3G	2,970

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



<sup>(60)</sup> You can achieve compliance with TX channel restriction of one HSSI channel per six-channel transceiver bank.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		−3 speed grade	5	_	800(61)	MHz
¢	Input alogh from on av	-4 speed grade	5	_	800 <sup>(61)</sup>	MHz
$f_{IN}$	Input clock frequency	−5 speed grade	5	_	750 <sup>(61)</sup>	MHz
		-6 speed grade	5	_	625(61)	MHz
$f_{INPFD}$	Integer input clock frequency to the phase frequency detector (PFD)	_	5	_	325	MHz
$f_{FINPFD}$	Fractional input clock frequency to the PFD	_	50	_	160	MHz
		−3 speed grade	600	_	1600	MHz
f <sub>VCO</sub> <sup>(62)</sup>	PLL voltage-controlled oscillator	−4 speed grade	600	_	1600	MHz
IACO	(VCO) operating range	−5 speed grade	600	_	1600	MHz
		-6 speed grade	600	_	1300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	_	40	_	60	%
		-3 speed grade	_	_	500(63)	MHz
$f_{OUT}$	Output frequency for internal global or	−4 speed grade	<del>_</del>	<del>_</del>	500(63)	MHz
	regional clock	−5 speed grade	_	_	500(63)	MHz
		−6 speed grade	_	_	400(63)	MHz

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet

<sup>(61)</sup> This specification is limited in the Quartus Prime software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.


The VCO frequency reported by the Quartus Prime software takes into consideration the VCO post-scale counter  $\kappa$  value. Therefore, if the counter  $\kappa$  has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.

This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.

	Symbol	Condition		−I3, −C4			−l5, −C5		-C6			Unit
	Зупівої	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Offic
	TCCS	True Differential I/O Standards	_	_	150	_	_	150	_	_	150	ps
	1003	Emulated Differential I/O Standards		_	300	_	_	300	_	_	300	ps
	True Differential I/O Standards - f <sub>HSDRDPA</sub>	SERDES factor J =3 to 10 <sup>(76)</sup>	150	_	1250	150	_	1250	150	_	1050	Mbps
	(data rate)	SERDES factor $J \ge 8$ with DPA <sup>(76)(78)</sup>	150	_	1600	150	_	1500	150	_	1250	Mbps
Receiver		SERDES factor J = 3 to 10	(77)	_	(83)	(77)	_	(83)	(77)	_	(83)	Mbps
	f <sub>HSDR</sub> (data rate)	SERDES factor J = 1 to 2, uses DDR registers	(77)	_	(79)	(77)	_	(79)	(77)	_	(79)	Mbps
DPA Mode	DPA run length	_	_	_	10000	_	_	10000	_	_	10000	UI
Soft-CDR Mode	Soft-CDR ppm tolerance	_	_	_	300	_	_	300	_	_	300	±ppm
Non-DPA Mode	Sampling Window	_	_	_	300	_	_	300	_	_	300	ps

You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Figure 1-15: MDIO Timing Diagram




# I<sup>2</sup>C Timing Characteristics

Table 1-59: I<sup>2</sup>C Timing Requirements for Arria V Devices

Cumbal	Description	Standaı	d Mode	Fast I	Mode	Unit	
Symbol	Description	Min	Max	Min	Max	Onit	
$T_{clk}$	Serial clock (SCL) clock period	10	_	2.5	_	μs	
T <sub>clkhigh</sub>	SCL high time	4.7	_	0.6	_	μs	
$T_{clklow}$	SCL low time	4	_	1.3	_	μs	
$T_s$	Setup time for serial data line (SDA) data to SCL	0.25	_	0.1	_	μs	
$T_h$	Hold time for SCL to SDA data	0	3.45	0	0.9	μs	
$T_d$	SCL to SDA output data delay	_	0.2	_	0.2	μs	
T <sub>su_start</sub>	Setup time for a repeated start condition	4.7	_	0.6	_	μs	
T <sub>hd_start</sub>	Hold time for a repeated start condition	4	_	0.6	_	μs	
T <sub>su_stop</sub>	Setup time for a stop condition	4	_	0.6	_	μs	

Symbol	Description	Min	Max	Unit
$T_{dh}^{(89)}$	Data to write enable hold time	5	_	ns
$T_{cea}$	Chip enable to data access time	_	25	ns
T <sub>rea</sub>	Read enable to data access time	_	16	ns
$T_{\rm rhz}$	Read enable to data high impedance	_	100	ns
$T_{rr}$	Ready to read enable low	20	_	ns

Figure 1-17: NAND Command Latch Timing Diagram



AV-51002 2017.02.10

Term		Definition						
Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values values indicate the voltage levels at which the receiver must meet its timing specifications. The DC indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. A receiver input has crossed the AC value, the receiver changes to the new logic state.  The new logic state is then maintained as long as the input stays beyond the DC threshold. This are is intended to provide predictable receiver timing in the presence of input waveform ringing.  Single-Ended Voltage Referenced I/O Standard							
	Single-Ended voltage Referenced	1/O Standard						
				V <sub>CC10</sub>				
	V <sub>OH</sub>		V <sub>IH(AC)</sub>					
				V <sub>IH(DC)</sub>				
		V REF		V <sub>IL(DC)</sub>				
				V IL(AC)				
	V <sub>0L</sub>							
	$V_{SS}$							
$t_{\rm C}$	High-speed receiver/transmitter in	nput and output clock perio	od.					
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).							
$t_{ m DUTY}$	High-speed I/O block—Duty cycl	e on high-speed transmitte	r output clo	ock.				

Arria V GX, GT, SX, and ST Device Datasheet **Altera Corporation** 



Term	Definition
$t_{FALL}$	Signal high-to-low transition time (80–20%)
t <sub>INCCJ</sub>	Cycle-to-cycle jitter tolerance on the PLL clock input
t <sub>OUTPJ_IO</sub>	Period jitter on the GPIO driven by a PLL
t <sub>OUTPJ_DC</sub>	Period jitter on the dedicated clock output driven by a PLL
t <sub>RISE</sub>	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_C/w)$
V <sub>CM(DC)</sub>	DC common mode input voltage.
V <sub>ICM</sub>	Input common mode voltage—The common mode of the differential signal at the receiver.
$ m V_{ID}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V <sub>DIF(AC)</sub>	AC differential input voltage—Minimum AC input differential voltage required for switching.
V <sub>DIF(DC)</sub>	DC differential input voltage— Minimum DC input differential voltage required for switching.
$ m V_{IH}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V <sub>IH(AC)</sub>	High-level AC input voltage
V <sub>IH(DC)</sub>	High-level DC input voltage
$ m V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V <sub>IL(AC)</sub>	Low-level AC input voltage
$V_{IL(DC)}$	Low-level DC input voltage
$V_{OCM}$	Output common mode voltage—The common mode of the differential signal at the transmitter.
$V_{\mathrm{OD}}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
$V_{SWING}$	Differential input voltage
$V_{X}$	Input differential cross point voltage

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



Term	Definition
$V_{OX}$	Output differential cross point voltage
W	High-speed I/O block—Clock boost factor

# **Document Revision History**

Date	Version	Changes
December 2016	2016.12.09	<ul> <li>Updated V<sub>ICM</sub> (AC coupled) specifications in Receiver Specifications for Arria V GX and SX Devices table.</li> <li>Added maximum specification for T<sub>d</sub> in Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices table.</li> <li>Updated T<sub>init</sub> specifications in the following tables:         <ul> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is 1 for Arria V Devices</li> <li>FPP Timing Parameters When DCLK-to-DATA[] Ratio is &gt;1 for Arria V Devices</li> <li>AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices</li> <li>PS Timing Parameters for Arria V Devices</li> </ul> </li> </ul>
June 2016	2016.06.10	<ul> <li>Changed pin capacitance to maximum values.</li> <li>Updated SPI Master Timing Requirements for Arria V Devices table.</li> <li>Added T<sub>su</sub> and T<sub>h</sub> specifications.</li> <li>Removed T<sub>dinmax</sub> specifications.</li> <li>Updated SPI Master Timing Diagram.</li> <li>Updated T<sub>clk</sub> spec from maximum to minimum in I<sup>2</sup>C Timing Requirements for Arria V Devices table.</li> </ul>

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Date	Version	Changes
August 2013	3.5	<ul><li>Removed "Pending silicon characterization" note in Table 29.</li><li>Updated Table 25.</li></ul>
August 2013	3.4	<ul> <li>Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 30, Table 31, Table 35, Table 36, Table 51, Table 53, Table 54, Table 55, Table 56, Table 57, Table 60, Table 62, and Table 64.</li> <li>Updated Table 1, Table 3, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, and Table 29.</li> </ul>
June 2013	3.3	Updated Table 20, Table 21, Table 25, and Table 38.
May 2013	3.2	<ul> <li>Added Table 37.</li> <li>Updated Figure 8, Figure 9, Figure 20, Figure 22, and Figure 23.</li> <li>Updated Table 1, Table 5, Table 10, Table 13, Table 19, Table 20, Table 21, Table 23, Table 29, Table 39, Table 40, Table 46, Table 56, Table 57, Table 60, and Table 64.</li> <li>Updated industrial junction temperature range for -I3 speed grade in "PLL Specifications" section.</li> </ul>
March 2013	3.1	<ul> <li>Added HPS reset information in the "HPS Specifications" section.</li> <li>Added Table 60.</li> <li>Updated Table 1, Table 3, Table 17, Table 20, Table 29, and Table 59.</li> <li>Updated Figure 21.</li> </ul>

Arria V GX, GT, SX, and ST Device Datasheet





I/O Standard	V <sub>CCIO</sub> (V)		V <sub>DIF(DC)</sub> (V)			V <sub>X(AC)</sub> (V)		V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)		
i, o staridard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	_	$0.5 \times V_{CCIO}$	_	$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CC</sub> IO	$0.6 \times V_{\text{CCIO}}$	0.3	V <sub>CCIO</sub> + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 × V <sub>CCIO</sub> – 0.12	$0.5 \times V_{CCIO}$	$0.5 \times V_{\rm CCIO} \\ + 0.12$	$0.4 \times V_{\rm CCIO}$	0.5 × V <sub>CC</sub>	0.6 × V <sub>CCIO</sub>	0.44	0.44

Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

I/O Standard	V <sub>CCIO</sub> (V) <sup>(128)</sup>		V <sub>ID</sub> (mV) <sup>(129)</sup>		V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(130)</sup>			V <sub>OCM</sub> (V) <sup>(130)</sup>				
i/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section.														
2.5 V LVDS	2.375	2.5	2.625	100	V <sub>CM</sub> =	_	0.05	D <sub>MAX</sub> ≤ 700 Mbps	1.8	0.247	_	0.6	1.125	1.25	1.375
(131)	2.373	2.3	2.023	100	1.25 V	_	1.05	D <sub>MAX</sub> > 700 Mbps	1.55	0.247	_	0.6	1.125	1.25	1.375
BLVDS (132)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_	_	_	_

 $<sup>^{\</sup>left(128\right)}\,$  Differential inputs are powered by VCCPD which requires 2.5 V.

Arria V GZ Device Datasheet

Altera Corporation



<sup>(129)</sup> The minimum VID value is applicable over the entire common mode range, VCM.

<sup>(130)</sup> RL range:  $90 \le RL \le 110 \Omega$ .

<sup>(131)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

<sup>(132)</sup> There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. They depend on the system topology.

#### **CMU PLL**

## Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t <sub>pll_powerdown</sub> (153)	_	1	_	_	1	_	_	μs
$t_{\mathrm{pll\_lock}}^{}^{(154)}$	_		_	10	_	_	10	μs

#### **Related Information**

#### Arria V Device Overview

For more information about device ordering codes.

#### **ATX PLL**

## Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Arria V GZ Device Datasheet

Altera Corporation



 $t_{\text{pll\_powerdown}}$  is the PLL powerdown minimum pulse width.

<sup>(154)</sup> t<sub>pll lock</sub> is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

		ATX PLL			CMU PLL (161)		fPLL		
	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span	Non-bonded Mode (Gbps)	Bonded Mode (Gbps)	Channel Span
xN (PCIe)	_	8.0	8	_	5.0	8	_	_	_
xN (Native PHY IP)	8.0	8.01 to 9.8304	Up to 13 channels above and below PLL Up to 7 channels above and below PLL	7.99	7.99	Up to 13 channels above and below PLL	3.125	3.125	Up to 13 channels above and below PLL

### **Standard PCS Data Rate**

# Table 2-30: Standard PCS Approximate Maximum Date Rate (Gbps) for Arria V GZ Devices

The maximum data rate is also constrained by the transceiver speed grade. Refer to the "Commercial and Industrial Speed Grade Offering for Arria V GZ Devices" table for the transceiver speed grade.

Mode <sup>(164)</sup>	Transceiver	PMA Width	20	20	16	16	10	10	8	8
Mode	Speed Grade	PCS/Core Width	40	20	32	16	20	10	0 16 7 4.24	8
FIFO	2	C3, I3L core speed grade	9.9	9	7.84	7.2	5.3	4.7	4.24	3.76
THO	3	C4, I4 core speed grade	8.8	8.2	7.2	6.56	4.8	4.3	3.84	3.44

<sup>(161)</sup> ATX PLL is recommended at 8 Gbps and above data rates for improved jitter performance.



<sup>(164)</sup> The Phase Compensation FIFO can be configured in FIFO mode or register mode. In the FIFO mode, the pointers are not fixed, and the latency can vary. In the register mode the pointers are fixed for low latency.

## **Typical VOD Settings**

Table 2-32: Typical  $V_{OD}$  Setting for Arria V GZ Channel, TX Termination = 100  $\Omega$ 

The tolerance is +/-20% for all VOD settings except for settings 2 and below.

Symbol	V <sub>OD</sub> Setting	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting	V <sub>OD</sub> Value (mV)
	0 (166)	0	32	640
	1(166)	20	33	660
	2(166)	40	34	680
	3 <sup>(166)</sup>	60	35	700
	4 <sup>(166)</sup>	80	36	720
	5 <sup>(166)</sup>	100	37	740
	6	120	38	760
$ m V_{OD}$ differential peak to peak typical	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920



<sup>(166)</sup> If TX termination resistance = 100 Ω, this VOD setting is illegal.

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>OUTPJ_IO</sub> , (173), (175)	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
COUTPJ_IO ,	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
(173) (175) (176)	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
t <sub>FOUTPJ_IO</sub> (173), (175), (176)	Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
t <sub>OUTCCJ_IO</sub> (173), (175)	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
COUTCCJ_IO	Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
t <sub>FOUTCCJ_IO</sub> (173), (175), (176)	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	600	ps (p-p)
FOUTCCJ_IO * * * * * * * * * * * * * * * * * * *	Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT}$ < 100 MHz)	_	_	60	mUI (p-p)
t	Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )	_	_	175	ps (p-p)
$t_{CASC\_OUTPJ\_DC}^{(173)}$ , $^{(177)}$	Period Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} < 100 \text{ MHz}$ )  Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )  Period Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )  Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )  Cycle-to-cycle Jitter for a clock output on a regular I/O in integer PLL ( $f_{OUT} < 100 \text{ MHz}$ )  Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} < 100 \text{ MHz}$ )  Cycle-to-cycle Jitter for a clock output on a regular I/O in fractional PLL ( $f_{OUT} \ge 100 \text{ MHz}$ )  Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} \ge 100 \text{ MHz}$ )  Period Jitter for a dedicated clock output in cascaded PLLs ( $f_{OUT} < 100 \text{ MHz}$ )	_	_	17.5	mUI (p-p)
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits

<sup>(175)</sup> The external memory interface clock output jitter specifications use a different measurement method, which is available in the "Memory Output Clock Jitter Specification for Arria V GZ Devices" table.

a. Upstream PLL:  $0.59 \text{Mhz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$ 

b. Downstream PLL: Downstream PLL BW > 2 MHz


This specification only covered fractional PLL for low bandwidth. The  $f_{VCO}$  for fractional value range 0.05–0.95 must be  $\geq$  1000 MHz.

<sup>(177)</sup> The cascaded PLL specification is only applicable with the following condition:

## FPP Configuration Timing when DCLK to DATA[] = 1

## Figure 2-7: FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1

Timing waveform for FPP configuration when using a MAX® II or MAX V device as an external host.



#### Notes:

- 1. The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- 2. After power-up, the Arria V GZ device holds nSTATUS low for the time of the POR delay.
- 3. After power-up, before and during configuration, CONF\_DONE is low.
- 4. Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.
- 5. For FPP ×16, use DATA[15..0]. For FPP ×8, use DATA[7..0]. DATA[31..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- 6. To ensure a successful configuration, send the entire configuration data to the Arria V GZ device. CONF\_DONE is released high when the Arria V GZ device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- 7. After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Arria V GZ Device Datasheet

Altera Corporation



Symbol	Parameter	Minimum	Maximum	Unit
$t_{CO}$	DCLK falling edge to AS_DATA0/ASDO output	_	4	ns
t <sub>SU</sub>	Data setup time before falling edge on DCLK	1.5	_	ns
t <sub>H</sub>	Data hold time after falling edge on DCLK	0	_	ns
$t_{\mathrm{CD2UM}}$	CONF_DONE high to user mode (216)	175	437	μs
$t_{\mathrm{CD2CU}}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t <sub>CD2UMC</sub>	CONF_DONE high to user mode with CLKUSR option on	t <sub>CD2CU</sub> + (8576 × CLKUSR period)	_	_

## Table 2-59: DCLK Frequency Specification in the AS Configuration Scheme

This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz

#### **Related Information**

- Passive Serial Configuration Timing on page 2-67
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices

<sup>(216)</sup> To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

# **Programmable IOE Delay**

Table 2-66: IOE Programmable Delay for Arria V GZ Devices

Parameter (220)	Available	I Min ()ffcet (223)	Fast Model		Slow Model				- Unit
	Settings		Industrial	Commercial	<b>C</b> 3	C4	I3L	14	Onit
D1	64	0	0.464	0.493	0.924	1.011	0.921	1.006	ns
D2	32	0	0.230	0.244	0.459	0.503	0.456	0.500	ns
D3	8	0	1.587	1.699	2.992	3.192	3.047	3.257	ns
D4	64	0	0.464	0.492	0.924	1.011	0.920	1.006	ns
D5	64	0	0.464	0.493	0.924	1.011	0.921	1.006	ns
D6	32	0	0.229	0.244	0.458	0.503	0.456	0.499	ns

# **Programmable Output Buffer Delay**

## Table 2-67: Programmable Output Buffer Delay for Arria V GZ Devices

You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Symbol	Parameter	Typical	Unit	
		0 (default)	ps	
$D_{OUTBUF}$	Rising and/or falling edge delay	50	ps	
		100	ps	
		150	ps	



You can set this value in the Quartus II software by selecting **D1**, **D2**, **D3**, **D4**, **D5**, and **D6** in the **Assignment Name** column of **Assignment Editor**.

<sup>(229)</sup> Minimum offset does not include the intrinsic delay.