



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	10377
Number of Logic Elements/Cells	220000
Total RAM Bits	15282176
Number of I/O	342
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-HBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agzme1e3h29i4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Operating Conditions	2-1
Operating Conditions  Switching Characteristics  Transceiver Performance Specifications  Core Performance Specifications  Periphery Performance  Configuration Specification  POR Specifications  TAC Configuration Specifications	2-21
Transceiver Performance Specifications	2-21
Core Performance Specifications	2-37
Periphery Performance	2-44
Configuration Specification	2-56
POR Specifications	2-56
JTAG Configuration Specifications	2-57
Fast Passive Parallel (FPP) Configuration Timing	2-57
Active Serial Configuration Timing	2-65
Active Serial Configuration Timing Passive Serial Configuration Timing	2-67
Initialization	2-69
Initialization	2-69
Remote System Upgrades Circuitry Timing Specification	2-70
User Watchdog Internal Oscillator Frequency Specification	2-71
User Watchdog Internal Oscillator Frequency Specification	2-71
Programmable IOE Delay	2-72
Programmable Output Buffer Delay	272.
Glossary	2-73
Document Revision History	2-78

# Arria V GX, GT, SX, and ST Device Datasheet

1

2017.02.10

AV-51002





This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria<sup>®</sup> V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in -C4 (fastest), -C5, and -C6 speed grades. Industrial grade devices are offered in the -I3 and -I5 speed grades.

#### Related Information

**Arria V Device Overview** 

Provides more information about the densities and packages of devices in the Arria V family.

#### **Electrical Characteristics**

The following sections describe the operating conditions and power consumption of Arria V devices.

### **Operating Conditions**

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.

#### **Absolute Maximum Ratings**

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, NIOS, Quartus and Stratix words and logos are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
		4.15	9	%
Vi (AC)	AC input voltage	4.2	8	%
		4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
		4.5	0.6	%
		4.55	0.4	%
		4.6	0.2	%

### **Recommended Operating Conditions**

This section lists the functional operation limits for the AC and DC parameters for Arria V devices.

### **Recommended Operating Conditions**

# Table 1-3: Recommended Operating Conditions for Arria V Devices

This table lists the steady-state voltage values expected from Arria V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Description	Maximum	Unit
I <sub>XCVR-RX</sub> (DC)	DC current per transceiver receiver (RX) pin	50	mA

#### **Internal Weak Pull-Up Resistor**

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

Symbol	Description	Condition (V) <sup>(11)</sup>	Value <sup>(12)</sup>	Unit
		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
		$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
$ m R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the	$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
КрО	programmable pull-up resistor option.	$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{\text{CCIO}} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		$V_{\text{CCIO}} = 1.2 \pm 5\%$	25	kΩ

#### **Related Information**

#### Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

Arria V GX, GT, SX, and ST Device Datasheet

The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C dv/dt$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $<sup>^{(11)}</sup>$  Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

<sup>(12)</sup> Valid with ±10% tolerances to cover changes over PVT.

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> <sup>(14)</sup>	I <sub>OH</sub> <sup>(14)</sup> (mA)
i/O Standard	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	IOH (IIIA)
HSTL-15 Class II	_	V <sub>REF</sub> – 0.1	$V_{REF} + 0.1$	_	V <sub>REF</sub> - 0.2	$V_{REF} + 0.2$	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	$V_{REF} + 0.08$	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{\text{CCIO}}$	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	$V_{REF} + 0.08$	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> – 0.15	$V_{REF} + 0.15$	$0.25 \times V_{\text{CCIO}}$	$0.75 \times V_{\text{CCIO}}$	16	-16
HSUL-12	_	V <sub>REF</sub> - 0.13	$V_{REF} + 0.13$	_	V <sub>REF</sub> - 0.22	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	_	_

#### Differential SSTL I/O Standards

Table 1-17: Differential SSTL I/O Standards for Arria V Devices

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>SWING(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>SWING(AC)</sub> (V)	
i, o Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	$V_{\rm CCIO} + 0.6$	$V_{\rm CCIO}/2 - 0.2$	_	V <sub>CCIO</sub> /2 + 0.2	0.62	$V_{\rm CCIO}$ + 0.6
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.175	_	V <sub>CCIO</sub> /2 + 0.175	0.5	$V_{\rm CCIO}$ + 0.6
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(15)	V <sub>CCIO</sub> /2 - 0.15	_	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> – V <sub>REF</sub> )	$2(V_{IL(AC)} - V_{REF})$
SSTL-135	1.283	1.35	1.45	0.18	(15)	V <sub>CCIO</sub> /2 – 0.15	V <sub>CCIO</sub> /2	V <sub>CCIO</sub> /2 + 0.15	2(V <sub>IH(AC)</sub> – V <sub>REF</sub> )	$2(V_{IL(AC)} - V_{REF})$

To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

Transceiver Specifications for Arria V GT and ST Devices on page 1-29
 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

# **Switching Characteristics**

This section provides performance characteristics of Arria V core and periphery blocks.

## **Transceiver Performance Specifications**

Transceiver Specifications for Arria V GX and SX Devices

Table 1-20: Reference Clock Specifications for Arria V GX and SX Devices

Symbol/Description	Condition	Trans	ceiver Speed Gr	ade 4	Transco	Unit		
3ymbon/Description	Condition	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O standards	1.2 V PCM	L, 1.4 V PCN	L,1.5 V PCML	, 2.5 V PCMI	L, Differentia	LVPECL <sup>(23)</sup> ,	HCSL, and	LVDS
Input frequency from REFCLK input pins	_	27	_	710	27	_	710	MHz
Rise time	Measure at ±60 mV of differential signal <sup>(24)</sup>	_	_	400	_	_	400	ps
Fall time	Measure at ±60 mV of differential signal <sup>(24)</sup>	_	_	400	_	_	400	ps
Duty cycle	_	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	300 <sup>(25)</sup> / 2000	200	_	300 <sup>(25)</sup> / 2000	mV

Send Feedback

<sup>(23)</sup> Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.

<sup>(24)</sup> REFCLK performance requires to meet transmitter REFCLK phase noise specification.

<sup>(25)</sup> The maximum peak-to peak differential input voltage of 300 mV is allowed for DC coupled link.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
<b>t</b> (67)(71)	Period jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_	_	175	ps (p-p)
$t_{CASC\_OUTPJ\_DC}^{(67)(71)}$	in cascaded PLLs	F <sub>OUT</sub> < 100 MHz	_	_	17.5	mUI (p-p)
$t_{DRIFT}$	Frequency drift after PFDENA is disabled for a duration of 100 µs	_	_	_	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	_	8	24	32	bits
k <sub>VALUE</sub>	Numerator of fraction	_	128	8388608	2147483648	_
$f_{RES}$	Resolution of VCO frequency	$f_{\rm INPFD} = 100 \ \rm MHz$	390625	5.96	0.023	Hz

#### **Related Information**

Memory Output Clock Jitter Specifications on page 1-57

Provides more information about the external memory interface clock output jitter specifications.



<sup>(71)</sup> The cascaded PLL specification is only applicable with the following conditions:

<sup>•</sup> Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz

<sup>•</sup> Downstream PLL: Downstream PLL BW > 2 MHz

Table 1-38: Memory Block Performance Specifications for Arria V Devices

Memory	Mode	Resourc	es Used		Performance	Unit		
Welliory	Mode	ALUTs	Memory	−I3, −C4	−l5, −C5	- <b>C</b> 6	Offic	
	Single port, all supported widths	0	1	500	450	400	MHz	
MLAB g	Simple dual-port, all supported widths	0	1	500	450	400	MHz	
	Simple dual-port with read and write at the same address	0	1	400	350	300	MHz	
	ROM, all supported width	_	_	500	450	400	MHz	
	Single-port, all supported widths	0	1	400	350	285	MHz	
	Simple dual-port, all supported widths	0	1	400	350	285	MHz	
M10K Block	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	315	275	240	MHz	
	True dual port, all supported widths	0	1	400	350	285	MHz	
	ROM, all supported widths	0	1	400	350	285	MHz	

### **Internal Temperature Sensing Diode Specifications**

Table 1-39: Internal Temperature Sensing Diode Specifications for Arria V Devices

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
−40 to 100°C	±8°C	No	1 MHz	< 100 ms	8 bits	8 bits

# **Periphery Performance**

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



### **Memory Output Clock Jitter Specifications**

### Table 1-45: Memory Output Clock Jitter Specifications for Arria V Devices

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard. The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma. Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Parameter	Clock Network	Symbol	-l3,	-C4	−I5,	-C5	-(	<b>C6</b>	Unit
	Clock Network	Syllibol	Min	Max	Min	Max	Min	Max	Onit
Clock period jitter	PHYCLK	t <sub>JIT(per)</sub>	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	t <sub>JIT(cc)</sub>	6	3	9	0	9	4	ps

### **OCT Calibration Block Specifications**

Table 1-46: OCT Calibration Block Specifications for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_	_	20	MHz
T <sub>OCTCAL</sub>	Number of octusrclk clock cycles required for $R_{S}$ OCT/ $\!R_{T}$ OCT calibration	_	1000	_	Cycles
T <sub>OCTSHIFT</sub>	Number of OCTUSRCLK clock cycles required for OCT code to shift out	_	32	_	Cycles
$T_{RS\_RT}$	Time required between the $dyn\_term\_ctrl$ and $oe$ signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	_	2.5	_	ns

#### **HPS PLL Input Jitter**

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate. The divide value (N) is the value programmed into the denominator field of the VCO register for each PLL. The PLL input reference clock is divided by this value. The range of the denominator is 1 to 64.

Maximum input jitter = Input clock period  $\times$  Divide value (N)  $\times$  0.02

**Table 1-50: Examples of Maximum Input Jitter** 

Input Reference Clock Period	Divide Value (N)	Maximum Jitter	Unit
40 ns	1	0.8	ns
40 ns	2	1.6	ns
40 ns	4	3.2	ns

### **Quad SPI Flash Timing Characteristics**

Table 1-51: Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
F <sub>clk</sub>	SCLK_OUT clock frequency (External clock)	_	_	108	MHz
$T_{qspi\_clk}$	QSPI_CLK clock period (Internal reference clock)	2.32	_	_	ns
T <sub>dutycycle</sub>	SCLK_OUT duty cycle	45	_	55	%
$T_{dssfrst}$	Output delay QSPI_SS valid before first clock edge	_	1/2 cycle of SCLK_OUT	_	ns
$T_{dsslst}$	Output delay QSPI_SS valid after last clock edge	-1	_	1	ns
$T_{ m dio}$	I/O data output delay	-1	_	1	ns
T <sub>din_start</sub>	Input data valid start	_	_	$(2 + R_{delay}) \times T_{qspi\_clk} - 7.52^{(85)}$	ns

Altera Corporation


Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Description	Min	Тур	Max	Unit
$T_{ m din\_end}$	Input data valid end	$(2 + R_{delay}) \times T_{qspi\_clk} - 1.21^{(85)}$	_	_	ns

#### Figure 1-8: Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



#### **Related Information**

Quad SPI Flash Controller Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about Rdelay.

### **SPI Timing Characteristics**

Table 1-52: SPI Master Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
$T_{clk}$	CLK clock period	16.67	_	ns
$T_{su}$	SPI Master-in slave-out (MISO) setup time	8.35 (86)	_	ns


<sup>&</sup>lt;sup>(85)</sup> R<sub>delay</sub> is set by programming the register qspiregs.rddatacap. For the SoC EDS software version 13.1 and later, Altera provides automatic Quad SPI calibration in the preloader. For more information about R<sub>delay</sub>, refer to the Quad SPI Flash Controller chapter in the Arria V Hard Processor System Technical Reference Manual.

Arria V GX, GT, SX, and ST Device Datasheet

**Altera Corporation** 



Figure 1-19: NAND Data Write Timing Diagram



Date	Version	Changes
June 2015	2015.06.16	Added the supported data rates for the following output standards using true LVDS output buffer types in the High-Speed I/O Specifications for Arria V Devices table:
		True RSDS output standard: data rates of up to 360 Mbps
		True mini-LVDS output standard: data rates of up to 400 Mbps
		Added note in the condition for Transmitter—Emulated Differential I/O Standards f <sub>HSDR</sub> data rate parameter in the High-Speed I/O Specifications for Arria V Devices table. Note: When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.
		Changed Queued Serial Peripheral Interface (QSPI) to Quad Serial Peripheral Interface (SPI) Flash.
		Updated T <sub>h</sub> location in I <sup>2</sup> C Timing Diagram.
		Updared T <sub>wp</sub> location in NAND Address Latch Timing Diagram.
		• Corrected the unit for t <sub>DH</sub> from ns to s in FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices table.
		• Updated the maximum value for $t_{CO}$ from 4 ns to 2 ns in AS Timing Parameters for AS $\times 1$ and $\times 4$ Configurations in Arria V Devices table.
		Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is 1
		FPP Configuration Timing Waveform When DCLK-to-DATA[] Ratio is >1
		AS Configuration Timing Waveform
		PS Configuration Timing Waveform

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Date	Version	Changes
July 2014	3.8	<ul> <li>Added a note in Table 3, Table 4, and Table 5: The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.</li> <li>Updated V<sub>CC_HPS</sub> specification in Table 5.</li> <li>Added a note in Table 19: Differential inputs are powered by V<sub>CCPD</sub> which requires 2.5 V.</li> <li>Updated "Minimum differential eye opening at the receiver serial input pins" specification in Table 20 and Table 21.</li> <li>Updated description in "HPS PLL Specifications" section.</li> <li>Updated VCO range maximum specification in Table 39.</li> <li>Updated T<sub>d</sub> and T<sub>h</sub> specifications in Table 45.</li> <li>Added T<sub>h</sub> specification in Table 47 and Figure 13.</li> <li>Updated a note in Figure 20, Figure 21, and Figure 23 as follows: Do not leave DCLK floating after configuration. DCLK is ignored after configuration is complete. It can toggle high or low if required.</li> <li>Removed "Remote update only in AS mode" specification in Table 58.</li> <li>Added DCLK device initialization clock source specification in Table 60.</li> <li>Added description in "Configuration Files" section: The IOCSR .rbf size is specifically for the Configuration via Protocol (CvP) feature.</li> <li>Removed f<sub>MAX_RU_CLK</sub> specification in Table 63.</li> </ul>
February 2014	3.7	$ \begin{array}{ll} \bullet & \mbox{Updated $V_{CCRSTCLK\_HPS}$ maximum specification in Table 1.} \\ \bullet & \mbox{Added $V_{CC\_AUX\_SHARED}$ specification in Table 1.} \end{array} $
December 2013	3.6	<ul> <li>Added "HPS PLL Specifications".</li> <li>Added Table 24, Table 39, and Table 40.</li> <li>Updated Table 1, Table 3, Table 5, Table 19, Table 20, Table 21, Table 38, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, Table 48, Table 49, Table 50, Table 51, Table 55, Table 56, and Table 59.</li> <li>Updated Figure 7, Figure 13, Figure 15, Figure 16, and Figure 19.</li> <li>Removed table: GPIO Pulse Width for Arria V Devices.</li> </ul>

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Date	Version	Changes
June 2012	2.0	<ul> <li>Updated for the Quartus II software v12.0 release:</li> <li>Restructured document.</li> <li>Updated "Supply Current and Power Consumption" section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added "Initialization" and "Configuration Files" sections.</li> </ul>
February 2012	1.3	<ul> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated V<sub>CCP</sub> description.</li> </ul>
December 2011	1.2	Updated Table 2–1 and Table 2–3.
November 2011	1.1	<ul> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>
August 2011	1.0	Initial release.

AV-51002 2017.02.10

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transc	- Unit			
3yiiiboi/Description	Conditions	Min Typ		Max	Min	Тур	Max	Onit	
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz	
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz	

#### **Related Information**

Arria V Device Overview

For more information about device ordering codes.

#### Receiver

#### Table 2-24: Receiver Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions		ceiver Speed Grade 2		Transceiver Speed Grade 3			- Unit
3yiiiboi/Description	Conditions	Min Typ Max		Min	Тур	Max	Offic	
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (Standard PCS) (143), (144)	_	600	_	9900	600	_	8800	Mbps
Data rate (10G PCS) (143), (144)	_	600	_	12500	600	_	10312.5	Mbps
Absolute $V_{MAX}$ for a receiver pin $^{(145)}$	_	_	_	1.2	_	_	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	V

<sup>(143)</sup> The line data rate may be limited by PCS-FPGA interface speed grade.

Altera Corporation Arria V GZ Device Datasheet



 $<sup>^{(144)}</sup>$  To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

<sup>(145)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

Symbol	V <sub>OD</sub> Setting	V <sub>OD</sub> Value (mV)	V <sub>OD</sub> Setting	V <sub>OD</sub> Value (mV)
	15	300	47	940
	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
$ m V_{OD}$ differential peak to peak typical	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260

Arria V GZ Device Datasheet

Altera Corporation



Symbol	Parameter	Min	Тур	Max	Unit
$ m f_{OUT}$ $^{(169)}$	Output frequency for an internal global or regional clock (C3, I3L speed grade)	_	_	650	MHz
TOUT	Output frequency for an internal global or regional clock (C4, I4 speed grade)	_	_	580	MHz
$ m f_{OUT\_EXT}$ $^{(169)}$	Output frequency for an external clock output (C3, I3L speed grade)	_	_	667	MHz
TOUT_EXT	Output frequency for an external clock output (C4, I4 speed grade)	_	_	533	MHz
t <sub>OUTDUTY</sub>	Duty cycle for a dedicated external clock output (when set to 50%)	45	50	55	%
$t_{FCOMP}$	External feedback clock compensation time	_	_	10	ns
f <sub>DYCONFIGCLK</sub>	Dynamic configuration clock for mgmt_clk and scanclk	_	_	100	MHz
t <sub>LOCK</sub>	Time required to lock from the end-of-device configuration or deassertion of areset	_	_	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth	_	0.3	_	MHz
$f_{CLBW}$	PLL closed-loop medium bandwidth	_	1.5	_	MHz
	PLL closed-loop high bandwidth (170)	_	4	_	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	_	_	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on the areset signal	10	_	_	ns

This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL. High bandwidth PLL settings are not supported in external feedback mode.

Arria V GZ Device Datasheet **Altera Corporation** 

Memory	Mode	Resources Used		Performance				Unit
	Mode	ALUTs	Memory	<b>C</b> 3	C4	I3L	14	Onit
M20K Block	Single-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	455	400	455	400	MHz
	Simple dual-port with ECC enabled, $512 \times 32$	0	1	400	350	400	350	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, $512 \times 32$	0	1	500	450	500	450	MHz
	True dual port, all supported widths	0	1	650	550	500	450	MHz
	ROM, all supported widths	0	1	650	550	500	450	MHz

## **Temperature Sensing Diode Specifications**

Table 2-37: Internal Temperature Sensing Diode Specification

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
−40°C to 100°C	±8°C	No	1 MHz, 500 kHz	< 100 ms	8 bits	8 bits

### Table 2-38: External Temperature Sensing Diode Specifications for Arria V GZ Devices

Description	Min	Тур	Max	Unit
I <sub>bias</sub> , diode source current	8	_	200	μΑ
V <sub>bias,</sub> voltage across diode	0.3	_	0.9	V
Series resistance	_	_	< 1	Ω

Arria V GZ Device Datasheet

Altera Corporation



Term	Definition				
	Single-Ended Waveform  Positive Channel (p) = V <sub>OH</sub> Negative Channel (n) = V <sub>OL</sub> Ground				
	Differential Waveform				
$f_{ m HSCLK}$	Left and right PLL input clock frequency.				
$f_{ m HSDR}$	High-speed I/O block—Maximum and minimum LVDS data transfer rate $(f_{HSDR} = 1/TUI)$ , non-DPA.				
f <sub>HSDRDPA</sub>	High-speed I/O block—Maximum and minimum LVDS data transfer rate (f <sub>HSDRDPA</sub> = 1/TUI), DPA.				
J	High-speed I/O block—Deserialization factor (width of parallel data bus).				

Altera Corporation Arria V GZ Device Datasheet

