E·XFL

Intel - 5AGZME1H2F35I3LN Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|---|
| Number of LABs/CLBs | 10377 |
| Number of Logic Elements/Cells | 220000 |
| Total RAM Bits | 15282176 |
| Number of I/O | 414 |
| Number of Gates | - |
| Voltage - Supply | 0.82V ~ 0.88V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/5agzme1h2f35i3ln |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Symbol | Description | Maximum | Unit |
|---------------------------|--|---------|------|
| I _{XCVR-RX (DC)} | DC current per transceiver receiver (RX) pin | 50 | mA |

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 1-13: Internal Weak Pull-Up Resistor Values for Arria V Devices

| Symbol | Description | Condition (V) ⁽¹¹⁾ | Value ⁽¹²⁾ | Unit |
|--------|---|-------------------------------|-----------------------|------|
| | | $V_{CCIO} = 3.3 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 3.0 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 2.5 \pm 5\%$ | 25 | kΩ |
| D | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option. | $V_{CCIO} = 1.8 \pm 5\%$ | 25 | kΩ |
| кру | | $V_{CCIO} = 1.5 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 1.35 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 1.25 \pm 5\%$ | 25 | kΩ |
| | | $V_{CCIO} = 1.2 \pm 5\%$ | 25 | kΩ |

Related Information

Arria V GT, GX, ST, and SX Device Family Pin Connection Guidelines

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.



⁽¹⁰⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

 $^{^{(11)}}$ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.

⁽¹²⁾ Valid with $\pm 10\%$ tolerances to cover changes over PVT.

| 1/O Standard | | V _{CCIO} (V) | | V _{SWI} | _{NG(DC)} (V) | V _{X(AC)} (V) | | V _{SV} | _{WING(AC)} (V) | |
|--------------|------|-----------------------|------|------------------|-----------------------|--------------------------------|----------------------|--------------------------------|---|---------------------------|
| | Min | Тур | Max | Min | Мах | Min | Тур | Max | Min | Max |
| SSTL-125 | 1.19 | 1.25 | 1.31 | 0.18 | (15) | V _{CCIO} /2 – 0.15 | V _{CCIO} /2 | V _{CCIO} /2 + 0.15 | 2(V _{IH(AC)} – V _{REF}) | $2(V_{IL(AC)} - V_{REF})$ |

Differential HSTL and HSUL I/O Standards

Table 1-18: Differential HSTL and HSUL I/O Standards for Arria V Devices

| V _{CCIO} (V | | V _{CCIO} (V) |) | V _{DIF(DC)} (V) | | V_{C} (V) $V_{X(AC)}$ (V) | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | | |
|------------------------|-------|-----------------------|-------|--------------------------|----------------------------|---|----------------------------|---|---------------------------|----------------------------|----------------------------|------|--------------------------|
| i, o standard | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Мах |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.2 | _ | 0.78 | _ | 1.12 | 0.78 | _ | 1.12 | 0.4 | _ |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.2 | — | 0.68 | — | 0.9 | 0.68 | — | 0.9 | 0.4 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | _ | $0.5 	imes V_{ m CCIO}$ | | $0.4 \times V_{ m CCIO}$ | $0.5 	imes V_{ m CCIO}$ | $0.6 \times V_{ m CCIO}$ | 0.3 | V _{CCIO} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | $\begin{array}{c} 0.5 \times \\ \mathrm{V}_{\mathrm{CCIO}} - \\ 0.12 \end{array}$ | 0.5 × V _{CCIO} | $\begin{array}{c} 0.5 \times \\ \mathrm{V}_{\mathrm{CCIO}} \\ + \ 0.12 \end{array}$ | $0.4 \times V_{\rm CCIO}$ | 0.5 × V _{CCIO} | 0.6 × V _{CCIO} | 0.44 | 0.44 |

Differential I/O Standard Specifications

Table 1-19: Differential I/O Standard Specifications for Arria V Devices

Differential inputs are powered by V_{CCPD} which requires 2.5 V.



| Symbol/Description | Condition | Transc | eiver Speed G | irade 4 | Transc | Unit | | |
|--|--------------------------------|---|----------------------------------|---------|--------|----------------------------------|-----|------|
| Symbol/Description | Condition | Min | Тур | Max | Min | Тур | Max | Onic |
| Minimum differential eye opening at the receiver serial input pins ⁽³⁰⁾ | _ | 100 | _ | _ | 100 | _ | _ | mV |
| V _{ICM} (AC coupled) | — | _ | 0.7/0.75/ 0.8 ⁽³¹⁾ | | | 0.7/0.75/ 0.8 ⁽³¹⁾ | — | mV |
| V _{ICM} (DC coupled) | \leq 3.2Gbps ⁽³²⁾ | 670 | 700 | 730 | 670 | 700 | 730 | mV |
| | 85- Ω setting | | 85 | | | 85 | — | Ω |
| Differential on-chip | 100- Ω setting | | 100 | | | 100 | | Ω |
| termination resistors | 120-Ω setting | | 120 | | | 120 | — | Ω |
| | 150-Ω setting | | 150 | | | 150 | — | Ω |
| $t_{LTR}^{(33)}$ | _ | | | 10 | | — | 10 | μs |
| $t_{LTD}^{(34)}$ | | 4 | _ | | 4 | _ | — | μs |
| t _{LTD_manual} ⁽³⁵⁾ | | 4 | | | 4 | — | | μs |
| $t_{LTR_LTD_manual}^{(36)}$ | | 15 | | | 15 | — | _ | μs |
| Programmable ppm detector ⁽³⁷⁾ | _ | ±62.5, 100, 125, 200, 250, 300, 500, and 1000 | | | | ppm | | |

⁽³⁰⁾ The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

(31) The AC coupled $V_{ICM} = 700 \text{ mV}$ for Arria V GX and SX in PCIe mode only. The AC coupled $V_{ICM} = 750 \text{ mV}$ for Arria V GT and ST in PCIe mode only.

⁽³²⁾ For standard protocol compliance, use AC coupling.

 $^{(33)}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

 $^{(34)}$ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

 $^{(35)}$ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.

 $t_{\text{LTR_LTD_manual}}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.



| Symbol/Description | Condition | Tran | de 3 | Unit | |
|---|---|------|------|------|-----|
| Symbol/Description | Condition | Min | Тур | Max | Ont |
| | 85- Ω setting | — | 85 | — | Ω |
| Differential on-chip termination | 100- Ω setting | — | 100 | — | Ω |
| resistors | 120-Ω setting | — | 120 | — | Ω |
| | 150-Ω setting | | 150 | _ | Ω |
| Intra-differential pair skew | TX V_{CM} = 0.65 V (AC coupled) and slew rate of 15 ps | | | 15 | ps |
| Intra-transceiver block transmitter channel-to-channel skew | ×6 PMA bonded mode | | | 180 | ps |
| Inter-transceiver block transmitter channel-to-channel skew ⁽⁵⁵⁾ | × <i>N</i> PMA bonded mode | | | 500 | ps |

Table 1-30: CMU PLL Specifications for Arria V GT and ST Devices

| Symbol/Description | Transceiver S | peed Grade 3 | Unit |
|---------------------------|---------------|--------------|------|
| Symbol Description | Min | Max | onit |
| Supported data range | 0.611 | 10.3125 | Gbps |
| fPLL supported data range | 611 | 3125 | Mbps |

⁽⁵⁵⁾ This specification is only applicable to channels on one side of the device across two transceiver banks.



| Protocol | Sub-protocol | Data Rate (Mbps) |
|--|--------------|------------------|
| | SONET 155 | 155.52 |
| SONET | SONET 622 | 622.08 |
| | SONET 2488 | 2,488.32 |
| | GPON 155 | 155.52 |
| Gigabit-canable passive optical network (GPON) | GPON 622 | 622.08 |
| Gigable-capable passive optical network (GI OIV) | GPON 1244 | 1,244.16 |
| | GPON 2488 | 2,488.32 |
| QSGMII | QSGMII 5000 | 5,000 |

Core Performance Specifications

Clock Tree Specifications

Table 1-35: Clock Tree Specifications for Arria V Devices

| Paramotor | | Performance | | Unit |
|---------------------------------|----------|-------------|-----|------|
| Falameter | -I3, -C4 | –I5, –C5 | -C6 | omt |
| Global clock and Regional clock | 625 | 625 | 525 | MHz |
| Peripheral clock | 450 | 400 | 350 | MHz |

PLL Specifications

Table 1-36: PLL Specifications for Arria V Devices

This table lists the Arria V PLL block specifications. Arria V PLL block does not include HPS PLL.



Figure 1-11: SD/MMC Timing Diagram



Related Information

Booting and Configuration Chapter, Arria V Hard Processor System Technical Reference Manual Provides more information about CSEL pin settings in the SD/MMC Controller CSEL Pin Settings table.

USB Timing Characteristics

PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.

Table 1-55: USB Timing Requirements for Arria V Devices

| Symbol | Description | Min | Тур | Мах | Unit |
|------------------|--|-----|-------|-----|------|
| T _{clk} | USB CLK clock period | — | 16.67 | _ | ns |
| T _d | CLK to USB_STP/USB_DATA[7:0] output delay | 4.4 | _ | 11 | ns |
| T _{su} | Setup time for USB_DIR/USB_NXT/USB_DATA[7:0] | 2 | | | ns |
| T _h | Hold time for USB_DIR/USB_NXT/USB_DATA[7:0] | 1 | | | ns |



Figure 1-12: USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices

| Symbol | Description | Min | Тур | Мах | Unit |
|-------------------------------|--|-------|-----|------|------|
| T _{clk} (1000Base-T) | TX_CLK clock period | _ | 8 | | ns |
| T _{clk} (100Base-T) | TX_CLK clock period | _ | 40 | | ns |
| T _{clk} (10Base-T) | TX_CLK clock period | | 400 | | ns |
| T _{dutycycle} | TX_CLK duty cycle | 45 | — | 55 | % |
| T _d | TX_CLK to TXD/TX_CTL output data delay | -0.85 | — | 0.15 | ns |

Figure 1-13: RGMII TX Timing Diagram





| Symbol | Description | Min | Max | Unit |
|------------------|------------------------------------|-----|-----|------|
| $T_{dh}^{(89)}$ | Data to write enable hold time | 5 | — | ns |
| T _{cea} | Chip enable to data access time | | 25 | ns |
| T _{rea} | Read enable to data access time | | 16 | ns |
| T _{rhz} | Read enable to data high impedance | | 100 | ns |
| T _{rr} | Ready to read enable low | 20 | — | ns |

Figure 1-17: NAND Command Latch Timing Diagram





| | | | Active Seria | (108) | Fast Passive Parallel ⁽¹⁰⁹⁾ | | | |
|------------|-------------|-------|--------------|--------------------------------------|--|------------|------------------------------------|--|
| Variant | Member Code | Width | DCLK (MHz) | Minimum Configura- tion Time (ms) | Width | DCLK (MHz) | Minimum Configuration Time (ms) | |
| | A1 | 4 | 100 | 178 | 16 | 125 | 36 | |
| | A3 | 4 | 100 | 178 | 16 | 125 | 36 | |
| | A5 | 4 | 100 | 255 | 16 | 125 | 51 | |
| Arria V CV | A7 | 4 | 100 | 255 | 16 | 125 | 51 | |
| Arria V GX | B1 | 4 | 100 | 344 | 16 | 125 | 69 | |
| | В3 | 4 | 100 | 344 | 16 | 125 | 69 | |
| | B5 | 4 | 100 | 465 | 16 | 125 | 93 | |
| | B7 | 4 | 100 | 465 | 16 | 125 | 93 | |
| | C3 | 4 | 100 | 178 | 16 | 125 | 36 | |
| Amia V CT | C7 | 4 | 100 | 255 | 16 | 125 | 51 | |
| Allia v GI | D3 | 4 | 100 | 344 | 16 | 125 | 69 | |
| | D7 | 4 | 100 | 465 | 16 | 125 | 93 | |
| Arria V SV | В3 | 4 | 100 | 465 | 16 | 125 | 93 | |
| Arria V SX | B5 | 4 | 100 | 465 | 16 | 125 | 93 | |
| Arria V ST | D3 | 4 | 100 | 465 | 16 | 125 | 93 | |
| AIIIa v SI | D5 | 4 | 100 | 465 | 16 | 125 | 93 | |

Related Information Configuration Files on page 1-83

(108) DCLK frequency of 100 MHz using external CLKUSR.
 (109) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

| Term | | Definition | | | | | | |
|---|--|---|---|--|--|--|--|--|
| Single-ended voltage referenced I/O standard | The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing. Single-Ended Voltage Referenced I/O Standard | | | | | | | |
| | | | V _{CCI0} | | | | | |
| | | | | | | | | |
| | V _{ОН} | | V _{IH(AC)} | | | | | |
| | | | VIH(DC) | | | | | |
| | | V _{REF} | V IL(DC) | | | | | |
| | | | VIL(AC) | | | | | |
| | V _{0L} | | | | | | | |
| | | | V _{SS} | | | | | |
| t _C | High-speed receiver/transmitter | input and output clock period. | | | | | | |
| TCCS (channel-to-channel-skew) | The timing difference between th skew, across channels driven by th the Timing Diagram figure under | e fastest and slowest output edges, in he same PLL. The clock is included in r SW in this table). | cluding the t _{CO} variation and clock n the TCCS measurement (refer to | | | | | |
| t _{DUTY} | High-speed I/O block—Duty cyc | le on high-speed transmitter output | clock. | | | | | |



| Term | Definition |
|----------------------------|---|
| t _{FALL} | Signal high-to-low transition time (80–20%) |
| t _{INCCJ} | Cycle-to-cycle jitter tolerance on the PLL clock input |
| t _{outpj_io} | Period jitter on the GPIO driven by a PLL |
| t _{outpj_dc} | Period jitter on the dedicated clock output driven by a PLL |
| t _{RISE} | Signal low-to-high transition time (20–80%) |
| Timing Unit Interval (TUI) | The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$ |
| V _{CM(DC)} | DC common mode input voltage. |
| V _{ICM} | Input common mode voltage—The common mode of the differential signal at the receiver. |
| V _{ID} | Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. |
| V _{DIF(AC)} | AC differential input voltage—Minimum AC input differential voltage required for switching. |
| V _{DIF(DC)} | DC differential input voltage— Minimum DC input differential voltage required for switching. |
| V _{IH} | Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high. |
| V _{IH(AC)} | High-level AC input voltage |
| V _{IH(DC)} | High-level DC input voltage |
| V _{IL} | Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low. |
| V _{IL(AC)} | Low-level AC input voltage |
| V _{IL(DC)} | Low-level DC input voltage |
| V _{OCM} | Output common mode voltage—The common mode of the differential signal at the transmitter. |
| V _{OD} | Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. |
| V _{SWING} | Differential input voltage |
| V _X | Input differential cross point voltage |

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation

| Date | Version | Changes |
|-------------|---------|---|
| August 2013 | 3.5 | Removed "Pending silicon characterization" note in Table 29.Updated Table 25. |
| August 2013 | 3.4 | Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 30, Table 31, Table 35, Table 36, Table 51, Table 53, Table 54, Table 55, Table 56, Table 57, Table 60, Table 62, and Table 64. Updated Table 1, Table 3, Table 11, Table 19, Table 20, Table 21, Table 22, Table 29. |
| June 2013 | 3.3 | Updated Table 20, Table 21, Table 25, and Table 38. |
| May 2013 | 3.2 | Added Table 37. Updated Figure 8, Figure 9, Figure 20, Figure 22, and Figure 23. Updated Table 1, Table 5, Table 10, Table 13, Table 19, Table 20, Table 21, Table 23, Table 29, Table 39, Table 40, Table 46, Table 56, Table 57, Table 60, and Table 64. Updated industrial junction temperature range for -I3 speed grade in "PLL Specifications" section. |
| March 2013 | 3.1 | Added HPS reset information in the "HPS Specifications" section. Added Table 60. Updated Table 1, Table 3, Table 17, Table 20, Table 29, and Table 59. Updated Figure 21. |



| I/O Standard | V _{CCIO} (V) | | V _{DIF(DC)} (V) | | | $V_{X(AC)}(V)$ | | | V _{CM(DC)} (V) | | | V _{DIF(AC)} (V) | |
|------------------------|-----------------------|-----|--------------------------|------|----------------------------|--------------------------------------|-----------------------|------------------------------|---------------------------|-----------------------------------|----------------------------|--------------------------|-----------------------------|
| | Min | Тур | Max | Min | Max | Min | Тур | Max | Min | Тур | Max | Min | Max |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.16 | V _{CCIO} + 0.3 | | $0.5 \times V_{CCIO}$ | _ | $0.4 \times V_{\rm CCIO}$ | 0.5 × V _{CC} IO | $0.6 \times V_{CCIO}$ | 0.3 | V _{CCIO} + 0.48 |
| HSUL-12 | 1.14 | 1.2 | 1.3 | 0.26 | 0.26 | 0.5 × V _{CCIO} – 0.12 | $0.5 \times V_{CCIO}$ | $0.5 \times V_{CCIO} + 0.12$ | $0.4 \times V_{CCIO}$ | 0.5 × V _{CC} IO | 0.6 × V _{CCIO} | 0.44 | 0.44 |

Table 2-21: Differential I/O Standard Specifications for Arria V GZ Devices

| I/O Standard | V _{CCIO} (V) ⁽¹²⁸⁾ | | V _{ID} (mV) ⁽¹²⁹⁾ | | V _{ICM(DC)} (V) | | V _{OD} (V) ⁽¹³⁰⁾ | | V _{OCM} (V) ⁽¹³⁰⁾ | | (0) | | | | |
|----------------|---|-----|---------------------------------------|-------------------|--------------------------|------|--------------------------------------|--------------------------------|---------------------------------------|-------|-----|-------|-------|-------|-------|
| | Min Typ Max | | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Max | |
| PCML | Transmitter, receiver, and input reference clock pins of the high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to the "Transceiver Performance Specifications" section. | | | | | | | | | | | | | | |
| 2.5 V | | | 100 | V _{CM} = | | 0.05 | D _{MAX} ≤ 700 Mbps | 1.8 | 0.247 | — | 0.6 | 1.125 | 1.25 | 1.375 | |
| (131) | 2.373 | 2.5 | 2.025 | 100 | 1.25 V | | 1.05 | D _{MAX} > 700 Mbps | 1.55 | 0.247 | — | 0.6 | 1.125 | 1.25 | 1.375 |
| BLVDS (132) | 2.375 | 2.5 | 2.625 | 100 | | | | | | _ | _ | | | — | |

⁽¹²⁸⁾ Differential inputs are powered by VCCPD which requires 2.5 V.



⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

⁽¹³⁰⁾ RL range: $90 \le \text{RL} \le 110 \Omega$.

⁽¹³¹⁾ For optimized LVDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.6 V for data rates above 700 Mbps, and 0 V to 1.85 V for data rates below 700 Mbps.

 $^{^{(132)}}$ There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. They depend on the system topology.

| 1/O Standard | V _{CCIO} (V) ⁽¹²⁸⁾ | | | V _{ID} (mV) ⁽¹²⁹⁾ | | V _{ICM(DC)} (V) | | V _{OD} (V) ⁽¹³⁰⁾ | | | V _{OCM} (V) ⁽¹³⁰⁾ | | | | |
|---------------------------------|--|-----|-------|---------------------------------------|-----------------------------|--------------------------|-----|--------------------------------------|-------|------|---------------------------------------|-----|-----|-----|-----|
| | Min | Тур | Мах | Min | Condition | Max | Min | Condition | Max | Min | Тур | Max | Min | Тур | Мах |
| RSDS (HIO) (133) | 2.375 | 2.5 | 2.625 | 100 | V _{CM} = 1.25 V | | 0.3 | | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| Mini- LVDS (HIO) (134) | 2.375 | 2.5 | 2.625 | 200 | _ | 600 | 0.4 | _ | 1.325 | 0.25 | | 0.6 | 1 | 1.2 | 1.4 |
| LVPECL | | _ | _ | 300 | | _ | 0.6 | D _{MAX} ≤ 700 Mbps | 1.8 | _ | _ | | _ | | |
| (135), (136) | _ | _ | _ | 300 | | | 1 | D _{MAX} > 700 Mbps | 1.6 | _ | _ | | _ | | |

Related Information

Glossary on page 2-73



⁽¹²⁸⁾ Differential inputs are powered by VCCPD which requires 2.5 V.

⁽¹²⁹⁾ The minimum VID value is applicable over the entire common mode range, VCM.

RL range: $90 \le RL \le 110 \Omega$. (130)

⁽¹³³⁾ For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.

⁽¹³⁴⁾ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.3 V to 1.425 V.

⁽¹³⁵⁾ LVPECL is only supported on dedicated clock input pins.

⁽¹³⁶⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be between 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

Switching Characteristics

Transceiver Performance Specifications

Reference Clock

Table 2-22: Reference Clock Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

| Symbol/Description | Conditions | Transce | eiver Speed (| Grade 2 | Transce | iver Speed | Unit | | |
|--|-------------------------------|--|---------------|-------------|------------|------------|---------------|-------------|--|
| Symbol/Description | Conditions | Min | Тур | Мах | Min | Тур | Мах | Onit | |
| Reference Clock | | | | | | | | | |
| Supported I/O Standards | Dedicated reference clock pin | 1.2-V PCM and HCSL | L, 1.4-V PC | ML, 1.5-V P | CML, 2.5-V | PCML, Di | fferential LV | PECL, LVDS, | |
| | RX reference clock pin | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | |
| Input Reference Clock Frequency (CMU PLL) ⁽¹³⁷⁾ | _ | 40 | | 710 | 40 | | 710 | MHz | |
| Input Reference Clock Frequency (ATX PLL) ⁽¹³⁷⁾ | - | 100 | | 710 | 100 | | 710 | MHz | |

⁽¹³⁷⁾ The input reference clock frequency options depend on the data rate and the device speed grade.



Figure 2-2: AC Gain Curves for Arria V GZ Channels (full bandwidth)



Altera Corporation





AV-51002 2017.02.10

| Symbol | Conditions | C3, I3L | | | | Unit | | | |
|--|--|---------|-----|-----------|-----|------|-----------|------|--|
| Symbol | Conditions | Min | Тур | Мах | Min | Тур | Max | Onit | |
| f _{HSCLK_in} (input clock frequency) True Differential I/O Standards ⁽¹⁷⁹⁾ | Clock boost factor W = 1 to 40 $^{(180)}$ | 5 | _ | 625 | 5 | _ | 525 | MHz | |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(180)}$ | 5 | | 625 | 5 | | 525 | MHz | |
| f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards | Clock boost factor W = 1 to 40 $^{(180)}$ | 5 | | 420 | 5 | | 420 | MHz | |
| f _{HSCLK_OUT} (output clock frequency) | — | 5 | | 625 (181) | 5 | | 525 (181) | MHz | |

Transmitter High-Speed I/O Specifications

Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



 $^{^{(179)}\,}$ This only applies to DPA and soft-CDR modes.

⁽¹⁸⁰⁾ Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

⁽¹⁸¹⁾ This is achieved by using the LVDS clock network.

Table 2-55: DCLK-to-DATA[] Ratio for Arria V GZ Devices

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

| Configuration Scheme | Decompression | Design Security | DCLK-to-DATA[] Ratio |
|----------------------|---------------|-----------------|----------------------|
| EDD V8 | Disabled | Disabled | 1 |
| | Disabled | Enabled | 1 |
| 111 ×0 | Enabled | Disabled | 2 |
| | Enabled | Enabled | 2 |
| | Disabled | Disabled | 1 |
| FDD v16 | Disabled | Enabled | 2 |
| 111 ×10 | Enabled | Disabled | 4 |
| | Enabled | Enabled | 4 |
| | Disabled | Disabled | 1 |
| FDD ~32 | Disabled | Enabled | 4 |
| $FPP \times 32$ | Enabled | Disabled | 8 |
| | Enabled | Enabled | 8 |





Related Information

Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Initialization

Table 2-61: Initialization Clock Source Option and the Maximum Frequency for Arria V GZ Devices

| Initialization Clock Source | Configuration Schemes | Maximum Frequency (MHz) | Minimum Number of Clock Cycles |
|-----------------------------|-----------------------|-------------------------|--------------------------------|
| Internal Oscillator | AS, PS, FPP | 12.5 | |
| CL WHOD (222) | PS, FPP | 125 | 9576 |
| CLKUSR | AS | 100 | 8370 |
| DCLK | PS, FPP | 125 | |

Configuration Files

Use the following table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Arria V GZ Device Datasheet

Altera Corporation



⁽²²¹⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

⁽²²²⁾ To enable CLKUSR as the initialization clock source, turn on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software from the General panel of the Device and Pin Options dialog box.

| Term | Definition |
|----------------------|--|
| | Single-Ended WaveformVODPositive Channel (p) = VOHVCMNegative Channel (n) = VOLGroundGround |
| | Differential Waveform V_{0D} V_{0D} V_{0D} V_{0D} |
| f _{HSCLK} | Left and right PLL input clock frequency. |
| f _{HSDR} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA. |
| f _{hsdrdpa} | High-speed I/O block—Maximum and minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA. |
| J | High-speed I/O block—Deserialization factor (width of parallel data bus). |



