



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	16980
Number of Logic Elements/Cells	360000
Total RAM Bits	23946240
Number of I/O	342
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-HBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agzme3e2h29i3ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

	1-
Electrical Characteristics	
Operating Conditions	
Switching Characteristics	1-2
Transceiver Performance Specifications	1-2
Core Performance Specifications	
Periphery Performance	
HPS Specifications	
Configuration Specifications	1-7
POR Specifications	1-7
FPGA JTAG Configuration Timing	
FPP Configuration Timing	
AS Configuration Timing	1-8
DCLK Frequency Specification in the AS Configuration Scheme	1-8
PS Configuration Timing	
Initialization	1-8
Configuration Files	1-8
Minimum Configuration Time Estimation	1-8
Remote System Upgrades	1-8
User Watchdog Internal Oscillator Frequency Specifications	1-8
I/O Timing	1-8
Programmable IOE Delay	1-8
Programmable Output Buffer Delay	1-8
Glossary	1-8
Document Revision History	1-9

Figure 1-1: Equation for OCT Variation Without Recalibration

$$R_{OCT} = R_{SCAL} \left(1 + \left| \frac{dR}{dT} \times \Delta T \right| \pm \left| \frac{dR}{dV} \times \Delta V \right| \right)$$

The definitions for the equation are as follows:

- The R_{OCT} value calculated shows the range of OCT resistance with the variation of temperature and V_{CCIO}.
- R_{SCAL} is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.
- ΔV is the variation of voltage with respect to the V_{CCIO} at power up.
- dR/dT is the percentage change of R_{SCAL} with temperature.
- dR/dV is the percentage change of R_{SCAL} with voltage.

OCT Variation after Power-Up Calibration

Table 1-10: OCT Variation after Power-Up Calibration for Arria V Devices

This table lists OCT variation with temperature and voltage after power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° C to 85° C.

Symbol	Description	V _{CCIO} (V)	Value	Unit
	OCT variation with voltage without recalibration	3.0	0.100	
		2.5	0.100	
		1.8	0.100	
dR/dV		1.5	0.100	%/mV
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	

Altera Corporation Arria V GX, GT, SX, and ST Device Datasheet



Symbol	Description	V _{CCIO} (V)	Value	Unit
	OCT variation with temperature without recalibration	3.0	0.189	
		2.5	0.208	
		1.8	0.266	
dR/dT		1.5	0.273	%/°C
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	

Pin Capacitance

Table 1-11: Pin Capacitance for Arria V Devices

Symbol	Description	Maximum	Unit
C_{IOTB}	Input capacitance on top/bottom I/O pins	6	pF
C_{IOLR}	Input capacitance on left/right I/O pins	6	pF
C_{OUTFB}	Input capacitance on dual-purpose clock output/feedback pins	6	pF
C _{IOVREF}	Input capacitance on V _{REF} pins	48	pF

Hot Socketing

Table 1-12: Hot Socketing Specifications for Arria V Devices

Symbol	Description	Maximum	Unit
I _{IOPIN (DC)}	DC current per I/O pin	300	μΑ
I _{IOPIN (AC)}	AC current per I/O pin	8 ⁽¹⁰⁾	mA
I _{XCVR-TX (DC)}	DC current per transceiver transmitter (TX) pin	100	mA

Arria V GX, GT, SX, and ST Device Datasheet

Symbol	Condition		−l3, −C4			−l5, −C5			-C6		- Unit
Зупірої	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Onit
	SERDES factor $J \ge 8^{(76)(78)}$, LVDS TX with RX DPA	(77)	_	1600	(77)	_	1500	(77)	_	1250	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	(77)	_	(79)	(77)	_	(79)	(77)	_	(79)	Mbps
Emulated Differential I/ O Standards with Three External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor J = 4 to 10 ⁽⁸¹⁾	(77)	_	945	(77)	_	945	(77)	_	945	Mbps
Emulated Differential I/ O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁸⁰⁾	SERDES factor J = 4 to 10 ⁽⁸¹⁾	(77)	_	200	(77)	_	200	(77)	_	200	Mbps
t _{x Jitter} -True Differential I/O Standards	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps	_	_	160	_	_	160	_	_	160	ps
1/O Standards	Total Jitter for Data Rate < 600 Mbps	_	_	0.1	_	_	0.1	_	_	0.1	UI

Arria V GX, GT, SX, and ST Device Datasheet

Altera Corporation



 $^{^{(78)}\,}$ The V_{CC} and V_{CCP} must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}), provided you can close the design timing and the signal integrity simulation is clean.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

⁽⁸¹⁾ When using True LVDS RX channels for emulated LVDS TX channel, only serialization factors 1 and 2 are supported.

DPA Lock Time Specifications

Figure 1-4: Dynamic Phase Alignment (DPA) Lock Time Specifications with DPA PLL Calibration Enabled




Table 1-41: DPA Lock Time Specifications for Arria V Devices

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions ⁽⁸⁴⁾	Maximum Data Transition
SPI-4	0000000001111111111	2	128	640
Parallel Rapid I/O	00001111	2	128	640
r araner Kapid 1/O	10010000	4	64	640
Miscellaneous	10101010	8	32	640
iviliscentaneous	01010101	8	32	640

⁽⁸⁴⁾ This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Table 1-57: RGMII RX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Unit
T _{clk} (1000Base-T)	RX_CLK clock period	_	8	ns
T _{clk} (100Base-T)	RX_CLK clock period	_	40	ns
T _{clk} (10Base-T)	RX_CLK clock period	_	400	ns
T_{su}	RX_D/RX_CTL setup time	1	_	ns
T_{h}	RX_D/RX_CTL hold time	1	_	ns

Figure 1-14: RGMII RX Timing Diagram




Table 1-58: Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
T_{clk}	MDC clock period	_	400	_	ns
T_d	MDC to MDIO output data delay	10	_	20	ns
T_s	Setup time for MDIO data	10	_	_	ns
T_h	Hold time for MDIO data	0	_	_	ns

Altera Corporation

Arria V GX, GT, SX, and ST Device Datasheet



Related Information

- **PS Configuration Timing** on page 1-81
- AS Configuration Timing
 Provides the AS configuration timing waveform.

DCLK Frequency Specification in the AS Configuration Scheme

Table 1-69: DCLK Frequency Specification in the AS Configuration Scheme

This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

Parameter	Minimum	Typical	Maximum	Unit
	5.3	7.9	12.5	MHz
DCLK frequency in AS configuration scheme	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz

PS Configuration Timing

Table 1-70: PS Timing Parameters for Arria V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nconfig low to conf_done low	_	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t_{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nstatus low pulse width	268	1506(103)	μs
t _{CF2ST1}	nconfig high to nstatus high	_	1506(104)	μs

 $^{^{(103)} \ \} You \ can \ obtain \ this \ value \ if \ you \ do \ not \ delay \ configuration \ by \ extending \ the \ nconfig \ or \ nstatus \ low \ pulse \ width.$

Send Feedback

⁽¹⁰⁴⁾ You can obtain this value if you do not delay configuration by externally holding nSTATUS low.

The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

Arria V I/O Timing Spreadsheet

Provides the Arria V Excel-based I/O timing spreadsheet.

Programmable IOE Delay

Table 1-76: I/O element (IOE) Programmable Delay for Arria V Devices

Parameter ⁽¹¹²	Available Settings	Minimum Offset ⁽¹¹³⁾	Fast Model			- Unit				
			Industrial	Commercial	-C4	-C5	-C6	- I 3	-I5	Onic
D1	32	0	0.508	0.517	0.870	1.063	1.063	0.872	1.057	ns
D3	8	0	1.763	1.795	2.999	3.496	3.571	3.031	3.643	ns
D4	32	0	0.508	0.518	0.869	1.063	1.063	1.063	1.057	ns
D5	32	0	0.508	0.517	0.870	1.063	1.063	0.872	1.057	ns

Programmable Output Buffer Delay

Table 1-77: Programmable Output Buffer Delay for Arria V Devices

This table lists the delay chain settings that control the rising and falling edge delays of the output buffer.

You can set the programmable output buffer delay in the Quartus Prime software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

You can set this value in the Quartus Prime software by selecting **D1**, **D3**, **D4**, and **D5** in the **Assignment Name** column of **Assignment Editor**.

⁽¹¹³⁾ Minimum offset does not include the intrinsic delay.

Term	Definition
	Transmitter Output Waveforms
	Single-Ended Waveform Positive Channel (p) = V _{OH} Negative Channel (n) = V _{OL} Ground
	Differential Waveform
f_{HSCLK}	Left/right PLL input clock frequency.
f_{HSDR}	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f _{HSDR} =1/TUI), non-DPA.
f _{HSDRDPA}	High-speed I/O block—Maximum/minimum LVDS data transfer rate (f _{HSDRDPA} =1/TUI), DPA.
J	High-speed I/O block—Deserialization factor (width of parallel data bus).

AV-51002 2017.02.10

Term		Definition							
Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.								
	Single-Ended Voltage Referenced	1/O Standard							
	V _{CCIO}								
	V _{OH}		V _{IH(AC)}						
				V _{IH(DC)}					
		V REF		V _{IL(DC)}					
				V IL(AC)					
	V _{0L}								
				V _{SS}					
$t_{\rm C}$	High-speed receiver/transmitter in	nput and output clock perio	od.						
TCCS (channel-to-channel-skew)	The timing difference between the skew, across channels driven by the the Timing Diagram figure under	e same PLL. The clock is in							
$t_{ m DUTY}$	High-speed I/O block—Duty cycl	e on high-speed transmitte	r output clo	ock.					

Arria V GX, GT, SX, and ST Device Datasheet **Altera Corporation**



Lower number refers to faster speed grade.

L = Low power devices.

Transceiver Speed Grade	Core Speed Grade								
Hansceiver Speed Grade	C3	C4	I3L	14					
2	Yes	_	Yes	_					
3	_	Yes	_	Yes					

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Arria V GZ devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions other than those listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 2-2: Absolute Maximum Ratings for Arria V GZ Devices

Symbol	Description	Minimum	Maximum	Unit
V_{CC}	Power supply for core voltage and periphery circuitry	-0.5	1.35	V
V_{CCPT}	Power supply for programmable power technology	-0.5	1.8	V
V_{CCPGM}	Power supply for configuration pins	-0.5	3.9	V
V _{CC_AUX}	Auxiliary supply for the programmable power technology	-0.5	3.4	V
V_{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.9	V
V_{CCPD}	I/O pre-driver power supply	-0.5	3.9	V
V_{CCIO}	I/O power supply	-0.5	3.9	V
V_{CCD_FPLL}	PLL digital power supply	-0.5	1.8	V
V _{CCA_FPLL}	PLL analog power supply	-0.5	3.4	V

Altera Corporation

Arria V GZ Device Datasheet



Symbol	Description	Condition	Minimum ⁽¹¹⁴⁾	Typical	Maximum ⁽¹¹⁴⁾	Unit
V_{I}	DC input voltage	_	-0.5	_	3.6	V
V_{O}	Output voltage	_	_ 0		V _{CCIO}	V
Т_	Operating junction temperature	Commercial	0	_	85	°C
1 J	Operating junction temperature	Industrial	-40	_	100	°C
t	Power supply ramp time	Standard POR	200 μs	_	100 ms	_
t _{RAMP}	Tower supply famp time	Fast POR	200 μs	_	4 ms	_

Recommended Transceiver Power Supply Operating Conditions

Table 2-6: Recommended Transceiver Power Supply Operating Conditions for Arria V GZ Devices

Symbol	Description	Minimum ⁽¹¹⁸⁾	Typical	Maximum ⁽¹¹⁸⁾	Unit	
V_{CCA_GXBL}	Transceiver channel PLL power supply (left side)	2.85	3.0	3.15	V	
(119), (120)	Transcerver channel FLL power supply (left side)	2.375	2.5	2.625		
V _{CCA} _GXBR (119), (120)	Transceiver channel PLL power supply (right side)	2.85	3.0	3.15	V	
GXBR (119), (120)	Transcerver channel FLL power supply (fight side)	2.375	2.5	2.625		
V _{CCHIP_L}	Transceiver hard IP power supply (left side)	0.82	0.85	0.88	V	
V _{CCHSSI_L}	Transceiver PCS power supply (left side)	0.82	0.85	0.88	V	
V _{CCHSSI_R}	Transceiver PCS power supply (right side)	0.82	0.85	0.88	V	

⁽¹¹⁴⁾ The power supply value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Altera Corporation

Arria V GZ Device Datasheet



⁽¹¹⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

This supply must be connected to 3.0 V if the CMU PLL, receiver CDR, or both, are configured at a base data rate > 6.5 Gbps. Up to 6.5 Gbps, you can connect this supply to either 3.0 V or 2.5 V.

⁽¹²⁰⁾ When using ATX PLLs, the supply must be 3.0 V.

Bus Hold Specifications

Table 2-9: Bus Hold Parameters for Arria V GZ Devices

							V _C	CIO					
Parameter	Symbol	Conditions	1.2	2 V	1.5	5 V	1.8	8 V	2.	5 V	3.0) V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I_{SUSL}	$V_{IN} > V_{IL}$ (maximum)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μΑ
High sustaining current	I _{SUSH}	$V_{IN} < V_{IH} \label{eq:VIN}$ (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Low overdrive current	I_{ODL}	$\begin{array}{c} 0 V < V_{IN} < \\ V_{CCIO} \end{array}$	_	120	_	160	_	200	_	300	_	500	μΑ
High overdrive current	I_{ODH}	0V < V _{IN} < V _{CCIO}	_	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	V _{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block.

Table 2-10: OCT Calibration Accuracy Specifications for Arria V GZ Devices

OCT calibration accuracy is valid at the time of calibration only.

Altera Corporation Arria V GZ Device Datasheet



Switching Characteristics

Transceiver Performance Specifications

Reference Clock

Table 2-22: Reference Clock Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Transc	Transceiver Speed Grade 2			eiver Speed	Grade 3	Unit		
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic		
Reference Clock										
Supported I/O Standards	Dedicated reference clock pin	1,700								
	RX reference clock pin	RX reference clock pin 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS								
Input Reference Clock Frequency (CMU PLL) (137)	_	40	_	710	40	_	710	MHz		
Input Reference Clock Frequency (ATX PLL) ⁽¹³⁷⁾	_	100	_	710	100	_	710	MHz		



 $^{^{(137)}}$ The input reference clock frequency options depend on the data rate and the device speed grade.

AV-51002 2017.02.10

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
3yiiiboi/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
fixedclk clock frequency	PCIe Receiver Detect	_	100 or 125	_	_	100 or 125	_	MHz
Reconfiguration clock (mgmt_clk_clk) frequency	_	100	_	125	100	_	125	MHz

Related Information

Arria V Device Overview

For more information about device ordering codes.

Receiver

Table 2-24: Receiver Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the *Arria V Device Overview*.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	Unit		
3yiiiboi/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Offic
Supported I/O Standards	4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (Standard PCS) (143), (144)	_	600	_	9900	600	_	8800	Mbps
Data rate (10G PCS) (143), (144)	_	600	_	12500	600	_	10312.5	Mbps
Absolute V_{MAX} for a receiver pin $^{(145)}$	_	_	_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	V

⁽¹⁴³⁾ The line data rate may be limited by PCS-FPGA interface speed grade.

Altera Corporation Arria V GZ Device Datasheet



 $^{^{(144)}}$ To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

⁽¹⁴⁵⁾ The device cannot tolerate prolonged operation at this absolute maximum.

Momory	Mode	Resour	rces Used		Perfor	mance		Unit
Memory	Mode	ALUTs	Memory	C 3	C4	I3L	14	Onic
	Single-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port, all supported widths	0	1	650	550	500	450	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	455	400	455	400	MHz
M20K Block	Simple dual-port with ECC enabled, 512×32	0	1	400	350	400	350	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512×32	0	1	500	450	500	450	MHz
	True dual port, all supported widths	0	1	650	550	500	450	MHz
	ROM, all supported widths	0	1	650	550	500	450	MHz

Temperature Sensing Diode Specifications

Table 2-37: Internal Temperature Sensing Diode Specification

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
−40°C to 100°C	±8°C	No	1 MHz, 500 kHz	< 100 ms	8 bits	8 bits

Table 2-38: External Temperature Sensing Diode Specifications for Arria V GZ Devices

Description	Min	Тур	Max	Unit
I _{bias} , diode source current	8	_	200	μΑ
V _{bias,} voltage across diode	0.3	_	0.9	V
Series resistance	_	_	< 1	Ω



Figure 2-4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate ≥ 1.25 Gbps







Table 2-45: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate ≥ 1.25 Gbps

Jitter Free	Sinusoidal Jitter (UI)	
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350



Figure 2-5: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate < 1.25 Gbps



Non DPA Mode High-Speed I/O Specifications

Table 2-46: High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.

Symbol	Conditions	C3, I3L		C4, I4		- Unit		
Symbol		Min	Тур	Max	Min	Тур	Max	Offic
Sampling Window	_	_	_	300	_	_	300	ps

Altera Corporation Arria V GZ Device Datasheet



DLL Range Specifications

Table 2-47: DLL Range Specifications for Arria V GZ Devices

Arria V GZ devices support memory interface frequencies lower than 300 MHz, although the reference clock that feeds the DLL must be at least 300 MHz. To support interfaces below 300 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range of the DLL.

Parameter	C3, I3L	C4, I4	Unit
DLL operating frequency range	300 – 890	300 – 890	MHz

DQS Logic Block Specifications

Table 2-48: DQS Phase Offset Delay Per Setting for Arria V GZ Devices

The typical value equals the average of the minimum and maximum values.

The delay settings are linear with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -3 speed grade and applying a 10-phase offset setting to a 90° phase shift at 400 MHz, the expected average cumulative delay is $[625 \text{ ps} + (10 \times 11 \text{ ps}) \pm 20 \text{ ps}] = 735 \text{ ps} \pm 20 \text{ ps}$.

Speed Grade	Min	Max	Unit
C3, I3L	8	15	ps
C4, I4	8	16	ps

Table 2-49: DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Arria V GZ Devices

This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -3 speed grade is ± 84 ps or ± 42 ps.


Number of DQS Delay Buffers	C3, I3L	C4, I4	Unit
1	30	32	ps
2	60	64	ps
3	90	96	ps



Active Serial Configuration Timing

Figure 2-9: AS Configuration Timing

Timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.



Notes:

- 1. If you are using AS ×4 mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLKcycle.
- 2. The initialization clock can be from internal oscillator or CLKUSR pin
- 3. After the option bit to enable the INIT_DONE pin isconfigured into the device, the INIT_DONE ges low.

Table 2-58: AS Timing Parameters for AS x1 and AS x4 Configurations in Arria V GZ Devices

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

 t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for PS mode listed in the "PS Timing Parameters for Arria V GZ Devices" table.

