E·XFL

Intel - 5AGZME5H2F35I3LN Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	18870
Number of Logic Elements/Cells	400000
Total RAM Bits	34322432
Number of I/O	534
Number of Gates	-
Voltage - Supply	0.82V ~ 0.88V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5agzme5h2f35i3ln

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Condition (V)	Ca	Unit		
Symbol	Description		–I3, –C4	–I5, –C5	-C6	Ont
60- Ω and 120- Ω R_T	Internal parallel termination with calibration (60- Ω and 120- Ω setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40	-10 to +40	%
25- Ω R _{S_left_shift}	Internal left shift series termination with calibration (25- $\Omega R_{S_left_shift}$ setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%

OCT Without Calibration Resistance Tolerance Specifications

Table 1-9: OCT Without Calibration Resistance Tolerance Specifications for Arria V Devices

This table lists the Arria V OCT without calibration resistance to PVT changes.

Symbol	Description	Condition (V)	Re	sistanceToleran	Unit	
Symbol	Description		-I3, -C4	–I5, –C5	-C6	Ont
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25- Ω setting)	$V_{CCIO} = 1.2$	±35	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.8, 1.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	$V_{CCIO} = 1.2$	±35	±50	±50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	$V_{CCIO} = 2.5$	±25	±40	±40	%



Symbol	Condition		-I3, -C4			–I5, –C5			-C6		Unit
Symbol	Condition	Min	Тур	Max	Min	Тур	Мах	Min	Тур	Max	Unit
t _{x Jitter} -Emulated Differential I/O Standards with Three	Total Jitter for Data Rate 600 Mbps – 1.25 Gbps	_	-	260		_	300	_	_	350	ps
External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	—	_	0.16		_	0.18	_		0.21	UI
t _{x Jitter} -Emulated Differential I/O Standards with One External Output Resistor Network	_			0.15			0.15			0.15	UI
t _{DUTY}	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards ⁽⁸²⁾	_	_	160			180	_		200	ps
t _{RISE} and t _{FALL}	Emulated Differential I/O Standards with Three External Output Resistor Network	_	_	250			250			300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network			500		_	500			500	ps



 $^{^{(82)}\,}$ This applies to default pre-emphasis and V_{OD} settings only.

LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications






Table 1-42: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.25 Gbps


Jitter Frequency (Hz)		Sinusoidal Jitter (UI)		
F1	10,000	25.000		
F2	17,565	25.000		
F3	1,493,000	0.350		
F4	50,000,000	0.350		



Symbol	Description	Min	Тур	Max	Unit
T _{din_end}	Input data valid end	$(2 + R_{delay}) \times T_{qspi_clk} - 1.21^{(85)}$		_	ns

Figure 1-8: Quad SPI Flash Timing Diagram

This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.



Related Information

Quad SPI Flash Controller Chapter, Arria V Hard Processor System Technical Reference Manual

Provides more information about Rdelay.

SPI Timing Characteristics

Table 1-52: SPI Master Timing Requirements for Arria V Devices

The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Symbol	Description	Min	Max	Unit
T _{clk}	CLK clock period	16.67	_	ns
T _{su}	SPI Master-in slave-out (MISO) setup time	8.35 (86)	_	ns

 $^{^{(85)}}$ R_{delay} is set by programming the register <code>qspiregs.rddatacap</code>. For the SoC EDS software version 13.1 and later, Altera provides automatic Quad SPI calibration in the preloader. For more information about R_{delay}, refer to the Quad SPI Flash Controller chapter in the Arria V Hard Processor System Technical Reference Manual.



Figure 1-12: USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 1-56: Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	_	8	_	ns
T _{clk} (100Base-T)	TX_CLK clock period	—	40		ns
T _{clk} (10Base-T)	TX_CLK clock period	_	400		ns
T _{dutycycle}	TX_CLK duty cycle	45		55	%
T _d	TX_CLK to TXD/TX_CTL output data delay	-0.85		0.15	ns

Figure 1-13: RGMII TX Timing Diagram





Table 1-57: RGMII RX Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Unit
T _{clk} (1000Base-T)	RX_CLK clock period		8	ns
T _{clk} (100Base-T)	RX_CLK clock period		40	ns
T _{clk} (10Base-T)	RX_CLK clock period		400	ns
T _{su}	RX_D/RX_CTL setup time	1		ns
T _h	RX_D/RX_CTL hold time	1	—	ns

Figure 1-14: RGMII RX Timing Diagram




Table 1-58: Management Data Input/Output (MDIO) Timing Requirements for Arria V Devices

Symbol	Description	Min	Тур	Мах	Unit
T _{clk}	MDC clock period	_	400	_	ns
T _d	MDC to MDIO output data delay	10		20	ns
T _s	Setup time for MDIO data	10		_	ns
T _h	Hold time for MDIO data	0	_		ns



FPP Configuration Timing when DCLK-to-DATA[] >1

Table 1-67: FPP Timing Parameters When DCLK-to-DATA[] Ratio is >1 for Arria V Devices

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nconfig low to conf_done low	—	600	ns
t _{CF2ST0}	nconfig low to nstatus low	—	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽⁹⁸⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high		1506 ⁽⁹⁹⁾	μs
t _{CF2CK} ⁽¹⁰⁰⁾	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK} ⁽¹⁰⁰⁾	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	$N - 1/f_{\rm DCLK}^{(101)}$	_	s
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	_	S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	_	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency (FPP ×8/ ×16)	_	125	MHz
t _R	Input rise time	—	40	ns
t _F	Input fall time	_	40	ns
t _{CD2UM}	CONF_DONE high to user mode ⁽¹⁰²⁾	175	437	μs

⁽⁹⁸⁾ This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



⁽⁹⁹⁾ This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

 $^{^{(100)}}$ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

⁽¹⁰¹⁾ N is the DCLK-to-DATA[] ratio and f_{DCLK} is the DCLK frequency of the system.

⁽¹⁰²⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

1-80 AS Configuration Timing

Symbol	Parameter	Minimum	Maximum	Unit
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLк period	_	
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (T_{init} × CLKUSR period)		_
T _{init}	Number of clock cycles required for device initialization	8,576		Cycles

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

AS Configuration Timing

Table 1-68: AS Timing Parameters for AS ×1 and ×4 Configurations in Arria V Devices

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria V Devices table. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CO}	DCLK falling edge to the AS_DATA0/ASDO output		2	ns
t _{SU}	Data setup time before the falling edge on DCLK	1.5	_	ns
t _{DH}	Data hold time after the falling edge on DCLK	0		ns
t _{CD2UM}	CONF_DONE high to user mode	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t_{CD2CU} + (T_{init} × Clkusr period)		_
T _{init}	Number of clock cycles required for device initialization	8,576		Cycles



Symbol	Description	Minimum ⁽¹¹⁸⁾	Typical	Maximum ⁽¹¹⁸⁾	Unit
		0.82	0.85	0.88	
V _{CCR_GXBL} ⁽¹²¹⁾	Receiver analog power supply (left side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	
		0.82	0.85	0.88	
V _{CCR_GXBR} ⁽¹²¹⁾	Receiver analog power supply (right side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	
	Transmitter analog power supply (left side)	0.82	0.85	0.88	
V _{CCT_GXBL} ⁽¹²¹⁾		0.97	1.0	1.03	V
		1.03	1.05	1.07	
		0.82	0.85	0.88	
V _{CCT_GXBR} ⁽¹²¹⁾	Transmitter analog power supply (right side)	0.97	1.0	1.03	V
		1.03	1.05	1.07	
V _{CCH_GXBL}	Transmitter output buffer power supply (left side)	1.425	1.5	1.575	V
V _{CCH_GXBR}	Transmitter output buffer power supply (right side)	1.425	1.5	1.575	V



⁽¹¹⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹²¹⁾ This supply must be connected to 1.0 V if the transceiver is configured at a data rate > 6.5 Gbps, and to 1.05 V if configured at a data rate > 10.3 Gbps when DFE is used. For data rate up to 6.5 Gbps, you can connect this supply to 0.85 V.

Transceiver Power Supply Requirements

Table 2-7: Transceiver Power Supply Voltage Requirements for Arria V GZ Devices

Conditions	VCCR_GXB and VCCT_GXB ⁽¹²²⁾	VCCA_GXB	VCCH_GXB	Unit
If BOTH of the following conditions are true:	1.05			
 Data rate > 10.3 Gbps. DFE is used. 				
If ANY of the following conditions are true ⁽¹²³⁾ :	1.0	3.0		
 ATX PLL is used. Data rate > 6.5Gbps. DFE (data rate ≤ 10.3 Gbps), AEQ, or EyeQ feature is used. 			1.5	V
If ALL of the following conditions are true:	0.85	2.5	-	
 ATX PLL is not used. Data rate ≤ 6.5Gbps. DFE, AEQ, and EyeQ are not used. 				

DC Characteristics

Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting.

Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



⁽¹²²⁾ If the VCCR_GXB and VCCT_GXB supplies are set to 1.0 V or 1.05 V, they cannot be shared with the VCC core supply. If the VCCR_GXB and VCCT_GXB are set to 0.85 V, they can be shared with the VCC core supply.

⁽¹²³⁾ Choose this power supply voltage requirement option if you plan to upgrade your design later with any of the listed conditions.

Symbol/Description	Conditions	Transceiver Speed Grade 2			Transceiver Speed Grade 3			Unit
Symbol/Description	Conditions	Min	Тур	Max	Min	Тур	Max	Onic
	100 Hz		—	-70		_	-70	dBc/Hz
	1 kHz	_	—	-90	_	—	-90	dBc/Hz
Transmitter REFCLK Phase Noise (622 MHz) ⁽¹⁴¹⁾	10 kHz		_	-100		—	-100	dBc/Hz
	100 kHz	_	—	-110	_	—	-110	dBc/Hz
	≥1 MHz		_	-120		—	-120	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz) ⁽¹⁴²⁾	10 kHz to 1.5 MHz (PCIe)		_	3		_	3	ps (rms)
R _{REF}	—		1800 ±1%			1800 ±1%	_	Ω

Related Information

Arria V Device Overview

For more information about device ordering codes.

Transceiver Clocks

Table 2-23: Transceiver Clocks Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet



 $^{^{(141)}}$ To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f(MHz) = REFCLK phase noise at 622 MHz + 20 *log(f/622).

⁽¹⁴²⁾ To calculate the REFCLK rms phase jitter requirement for PCIe at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f(MHz) = REFCLK rms phase jitter at 100 MHz \times 100/f.

Table 2-26: CMU PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Symbol/Description	Conditions	Trans	ceiver Spee	d Grade 2	Transc	eiver Spee	iver Speed Grade 3	
	Conditions	Min	Тур	Max	Min	Тур	Мах	Unit
Supported data range	_	600	_	12500	600	_	10312.5	Mbps
t _{pll_powerdown} ⁽¹⁵³⁾	_	1	_		1	_		μs
t _{pll_lock} ⁽¹⁵⁴⁾	_		—	10	_		10	μs

Related Information

Arria V Device Overview

For more information about device ordering codes.

ATX PLL

Table 2-27: ATX PLL Specifications for Arria V GZ Devices

Speed grades shown refer to the PMA Speed Grade in the device ordering code. The maximum data rate could be restricted by the Core/PCS speed grade. Contact your Altera Sales Representative for the maximum data rate specifications in each speed grade combination offered. For more information about device ordering codes, refer to the Arria V Device Overview.

Arria V GZ Device Datasheet



 $t_{pll_powerdown}$ is the PLL powerdown minimum pulse width. (153)

⁽¹⁵⁴⁾ $t_{\text{pll} \text{ lock}}$ is the time required for the transmitter CMU/ATX PLL to lock to the input reference clock frequency after coming out of reset.

Symbol	Parameter	Min	Тур	Мах	Unit
t _{INCCJ} ⁽¹⁷¹⁾ , ⁽¹⁷²⁾	Input clock cycle-to-cycle jitter (f_{REF} $\geq 100~MHz)$	—	_	0.15	UI (p-p)
'INCCJ , , , , ,	Input clock cycle-to-cycle jitter ($f_{REF} < 100 \text{ MHz}$)	-750		+750	ps (p-p)
t our en o (173)	Period Jitter for dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTPJ_DC} ⁽¹⁷³⁾	Period Jitter for dedicated clock output in integer PLL (f _{OUT} < 100 Mhz)	_		17.5	mUI (p-p)
(172)	Period Jitter for dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	_		$250^{(176)}, \\ 175^{(174)}$	ps (p-p)
t _{FOUTPJ_DC} ⁽¹⁷³⁾	Period Jitter for dedicated clock output in fractional PLL (f _{OUT} < 100 MHz)	—		$25^{(176)}$, 17.5 ⁽¹⁷⁴⁾	mUI (p-p)
tournoon = c (173)	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} \ge 100 \text{ MHz}$)	—		175	ps (p-p)
t _{OUTCCJ_DC} ⁽¹⁷³⁾	Cycle-to-cycle Jitter for a dedicated clock output in integer PLL ($f_{OUT} < 100 \text{ MHz}$)	_		17.5	mUI (p-p)
(173)	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} \ge 100 \text{ MHz}$)	—		250 ⁽¹⁷⁶⁾ , 175 ⁽¹⁷⁴⁾	ps (p-p)
t _{FOUTCCJ_DC} ⁽¹⁷³⁾	Cycle-to-cycle Jitter for a dedicated clock output in fractional PLL ($f_{OUT} < 100 \text{ MHz}$)			$25^{(176)}$, 17.5 ⁽¹⁷⁴⁾	mUI (p-p)

⁽¹⁷¹⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps. ⁽¹⁷²⁾ The f_{REF} is fIN/N specification applies when N = 1.

⁽¹⁷⁴⁾ This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.20–0.80 must be \geq 1200 MHz.



⁽¹⁷³⁾ Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.999999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in the "Worst-Case DCD on Arria V GZ I/O Pins" table.

Symbol	Parameter	Min	Тур	Мах	Unit
k _{VALUE}	Numerator of Fraction	128	8388608	2147483648	_
f _{RES}	Resolution of VCO frequency ($f_{INPFD} = 100 \text{ MHz}$)	390625	5.96	0.023	Hz

Related Information

- Duty Cycle Distortion (DCD) Specifications on page 2-56
- DLL Range Specifications on page 2-53

DSP Block Specifications

Table 2-35: DSP Block Performance Specifications for Arria V GZ Devices

Mode	Performar	nce		Unit
mode	C3, I3L	C4	14	Onic
Modes using One DSP Block				
Three 9 × 9	480	42	20	MHz
One 18 × 18	480	420	400	MHz
Two partial 18×18 (or 16×16)	480	420	400	MHz
One 27 × 27	400	350		MHz
One 36 × 18	400	35	50	MHz
One sum of two 18×18 (One sum of two 16×16)	400	35	50	MHz
One sum of square	400	35	50	MHz
One 18×18 plus $36 (a \times b) + c$	400	350		MHz
Modes using Two DSP Blocks	·			
Three 18 × 18	400	35	50	MHz
One sum of four 18 × 18	380	30	00	MHz



Symbol	Conditions		C3, I3I	L		C4, I4		Unit
Symoor		Min	Тур	Мах	Min	Тур	Max	Onic
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards ⁽¹⁷⁹⁾	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	625	5		525	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5		625	5	_	525	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(180)}$	5	_	420	5	_	420	MHz
f _{HSCLK_OUT} (output clock frequency)	_	5	_	625 (181)	5	—	525 (181)	MHz

Transmitter High-Speed I/O Specifications

Table 2-40: Transmitter High-Speed I/O Specifications for Arria V GZ Devices

When J = 3 to 10, use the serializer/deserializer (SERDES) block.

When J = 1 or 2, bypass the SERDES block.



 $^{^{(179)}\,}$ This only applies to DPA and soft-CDR modes.

⁽¹⁸⁰⁾ Clock Boost Factor (W) is the ratio between the input data rate to the input clock rate.

⁽¹⁸¹⁾ This is achieved by using the LVDS clock network.

Symbol	Conditions		C3, I3L			C4, I4		Unit
Symbol	Conditions	Min	Тур	Мах	Min	Тур	Max	Onic
True Differential I/O Standards - f _{HSDRDPA} (data rate)	SERDES factor $J = 3$ to 10 (192), (193), (194), (195), (196), (197)	150	_	1250	150		1050	Mbps
	SERDES factor $J \ge 4$ LVDS RX with DPA (193), (195), (196), (197)	150		1600	150		1250	Mbps
	SERDES factor J = 2, uses DDR Registers	(198)	_	(199)	(198)	_	(199)	Mbps
	SERDES factor J = 1, uses SDR Register	(198)		(199)	(198)		(199)	Mbps
	SERDES factor $J = 3$ to 10	(198)	—	(200)	(198)	_	(200)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR Registers	(198)	—	(199)	(198)		(199)	Mbps
	SERDES factor J = 1, uses SDR Register	(198)	_	(199)	(198)	_	(199)	Mbps

 $^{(192)}$ The F_{MAX} specification is based on the fast clock used for serial data. The interface F_{MAX} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽¹⁹³⁾ Arria V GZ RX LVDS will need DPA. For Arria V GZ TX LVDS, the receiver side component must have DPA.

⁽¹⁹⁴⁾ Arria V GZ LVDS serialization and de-serialization factor needs to be x4 and above.

⁽¹⁹⁵⁾ Requires package skew compensation with PCB trace length.

⁽¹⁹⁶⁾ Do not mix single-ended I/O buffer within LVDS I/O bank.

⁽¹⁹⁷⁾ Chip-to-chip communication only with a maximum load of 5 pF.

⁽¹⁹⁸⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

⁽¹⁹⁹⁾ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity simulation is clean.

⁽²⁰⁰⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.



Table 2-55: DCLK-to-DATA[] Ratio for Arria V GZ Devices

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the data rate in bytes per second (Bps), or words per second (Wps). For example, in FPP ×16 when the DCLK-to-DATA[] ratio is 2, the DCLK frequency must be 2 times the data rate in Wps. Arria V GZ devices use the additional clock cycles to decrypt and decompress the configuration data.

Configuration Scheme	Decompression	Design Security	DCLK-to-DATA[] Ratio
	Disabled	Disabled	1
FPP ×8	Disabled	Enabled	1
	Enabled	Disabled	2
	Enabled	Enabled	2
	Disabled	Disabled	1
FPP ×16	Disabled	Enabled	2
111 ×10	Enabled	Disabled	4
	Enabled	Enabled	4
	Disabled	Disabled	1
FPP ×32	Disabled	Enabled	4
111 / 52	Enabled	Disabled	8
	Enabled	Enabled	8





Symbol	Parameter	Minimum	Maximum	Unit
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	$4 \times maximum$	—	—
		DCLK period		
t _{CD2UM} C	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (8576 × CLKUSR period) (209)	_	_

Related Information

- DCLK-to-DATA[] Ratio (r) for FPP Configuration on page 2-57 ٠
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices

Arria V GZ Device Datasheet



⁽²⁰⁸⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

⁽²⁰⁹⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on these pins, refer to the "Initialization" section of the Configuration, Design Security, and Remote System Upgrades in Arria V Devices chapter.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CO}	DCLK falling edge to AS_DATA0/ASDO output		4	ns
t _{SU}	Data setup time before falling edge on DCLK	1.5	—	ns
t _H	Data hold time after falling edge on DCLK	0	—	ns
t _{CD2UM}	CONF_DONE high to user mode (216)	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	$4 \times \text{maximum DCLK}$ period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (8576 × Clkusr period)	_	_

Table 2-59: DCLK Frequency Specification in the AS Configuration Scheme

This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support ${\tt DCLK}$ frequency of 100 MHz.

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz

Related Information

- Passive Serial Configuration Timing on page 2-67
- Configuration, Design Security, and Remote System Upgrades in Arria V Devices





⁽²¹⁶⁾ To enable the CLKUSR pin as the initialization clock source and to obtain the maximum frequency specification on this pin, refer to the "Initialization" section of the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

Term	Definition
t _C	High-speed receiver and transmitter input and output clock period.
TCCS (channel-to- channel-skew)	The timing difference between the fastest and slowest output edges, including t _{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
t _{DUTY}	High-speed I/O block—Duty cycle on the high-speed transmitter output clock.
t _{FALL}	Signal high-to-low transition time (80-20%)
t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input.
t _{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL.
t _{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL.
t _{RISE}	Signal low-to-high transition time (20-80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{receiver input clock frequency multiplication factor}) = t_C/w)$
V _{CM(DC)}	DC common mode input voltage.
V _{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.
V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
V _{IH(AC)}	High-level AC input voltage
V _{IH(DC)}	High-level DC input voltage
V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
V _{IL(AC)}	Low-level AC input voltage
V _{IL(DC)}	Low-level DC input voltage

