



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1618-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 3-10: LINEAR DATA MEMORY MAP



3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSb of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



4.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified. See **Section 10.4 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

REGISTER 4-4: DEVID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV<	13:8>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
			DEV	<7:0>			
bit 7							bit 0

Legend:

R = Readable bit

'1' = Bit is set

bit 13-0 **DEV<13:0>:** Device ID bits

Device	DEVID<13:0> Values					
PIC16F1614	11 0000 0111 1000 (3078h)					
PIC16LF1614	11 0000 0111 1010 (307Ah)					
PIC16F1618	11 0000 0111 1001 (3079h)					
PIC16LF1618	11 0000 0111 1011 (307Bh)					

'0' = Bit is cleared

REGISTER 4-5: REVID: REVISION ID REGISTER

		R	R	R	R	R	R
				REV<	:13:8>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
			REV	<7:0>			
bit 7							bit 0

Legend:

R = Readable bit '1' = Bit is set

'0' = Bit is cleared

bit 13-0 **REV<13:0>:** Revision ID bits

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

FIGURE 7-1: Interrupt Logic



U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	C2IE	C1IE	—	BCL1IE	TMR6IE	TMR4IE	CCP2IE
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is se	et	'0' = Bit is clea	ared				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6	C2IE: Compa	rator C2 Interru	upt Enable bit	t			
	1 = Enables t	he Comparator	C2 interrupt				
6.4 F		ine Comparato	r CZ interrupt				
DIL 5	1 = Enchlos t	ha Comparator	ipt Enable bil	L			
	0 = Disables t	the Comparato	r C1 interrupt				
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	BCL1IE: MSS	BCL1IE: MSSP Bus Collision Interrupt Enable bit					
	1 = Enables t	he MSSP Bus	Collision Inter	rrupt			
	0 = Disables f	the MSSP Bus	Collision Inte	errupt			
bit 2	TMR6IE: TMF	R6 to PR6 Mate	ch Interrupt E	nable bit			
	1 = Enables t	he Timer6 to P	R6 match inte	errupt			
hit 1		DA to DDA Mot	h Intorrunt E	nablo bit			
	1 = Enables t	he Timer4 to P	R4 match inte				
	0 = Disables f	the Timer4 to F	R4 match int	errupt			
bit 0	CCP2IE: CCF	2 Interrupt En	able bit	-			
	1 = The CCP	2 interrupt is e	nabled				
	0 = The CCP	2 interrupt is n	ot enabled				
Note 1: B	Bit PEIE of the INT	CON register	must be set to	o enable any pe	eripheral interru	pt.	

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

PIC16(L)F1614/8

FLASH PROGRAM

MEMORY ERASE

FIGURE 10-4:

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FLOWCHART Rev. 10-000048A 7/30/2013 Start Erase Operation **Disable Interrupts** (GIE = 0) Select Program or Configuration Memory (CFGS) Select Row Address (PMADRH:PMADRL) Select Erase Operation (FREE = 1) Enable Write/Erase Operation (WREN = 1) Unlock Sequence (See Note 1) CPU stalls while Erase operation completes (2 ms typical) **Disable Write/Erase Operation** (WREN = 0) **Re-enable Interrupts** (GIE = 1) End Erase Operation Note 1: See Figure 10-3.

© 2014-2016 Microchip Technology Inc.



© 2014-2016 Microchip Technology Inc

PIC16(L)F1614/8

13.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 13-1.

13.1 PPS Inputs

Each peripheral has a PPS register with which the inputs to the peripheral are selected. Inputs include the device pins.

Multiple peripherals can operate from the same source simultaneously. Port reads always return the pin level regardless of peripheral PPS selection. If a pin also has associated analog functions, the ANSEL bit for that pin must be cleared to enable the digital input buffer.

Although every peripheral has its own PPS input selection register, the selections are identical for every peripheral as shown in Register 13-1.

Note:	The notation "xxx" in the register name is				
	a place holder for the peripheral identifier.				
	For example, CLC1PPS.				

13.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals include:

- EUSART (synchronous operation)
- MSSP (I²C)
- · CWG (auto-shutdown)

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in Register 13-2.

Note: The notation "Rxy" is a place holder for the pin identifier. For example, RA0PPS.

FIGURE 13-1: SIMPLIFIED PPS BLOCK DIAGRAM



23.7 Register Definitions: Timer2/4/6 Control

Long bit name prefixes for the Timer2/4/6 peripherals are shown in Table 23-2. Refer to **Section 1.1.2.2 "Long Bit Names"** for more information **TABLE 23-2:**

Peripheral	Bit Name Prefix
Timer2	T2
Timer4	T4
Timer6	T6

REGISTER 23-1: TxCLKCON: TIMERx CLOCK SELECTION REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_		CS<	3:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'

bit 3-0 **CS<3:0>:** Timerx Clock Selection bits See Table 23-3.

TABLE 23-3: TIMERX CLOCK SOURCES

CS<3:0>	Timer2	Timer4	Timer6
1101-1111	Reserved	Reserved	Reserved
1011	AT1_perclk	AT1_perclk	AT1_perclk
1010	LC4_out	LC4_out	LC4_out
1001	LC3_out	LC3_out	LC3_out
1000	LC2_out	LC2_out	LC2_out
0111	LC1_out	LC1_out	LC1_out
0110	Pin selected by T2INPPS	Pin selected by T2INPPS	Pin selected by T2INPPS
0101	MFINTOSC 31.25 kHz	MFINTOSC 31.25 kHz	MFINTOSC 31.25 kHz
0100	ZCD1_output	ZCD1_output	ZCD1_output
0011	LFINTOSC	LFINTOSC	LFINTOSC
0010	HFINTOSC 16 MHz	HFINTOSC 16 MHz	HFINTOSC 16 MHz
0001	Fosc	Fosc	Fosc
0000	Fosc/4	Fosc/4	Fosc/4

FIGURE 24-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION



24.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 24.7 "Baud Rate Generator"**.

SSPSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPxBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPSR.

24.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- · Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding
 TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.





DS40001769B-page 279

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6

TABLE 26-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

26.4.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See **Section5.0 "Oscillator Module"** for additional details.

26.4.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

26.4.7 PWM OUTPUT

The output of the CCP in PWM mode is the PWM signal generated by the module and described above. This output is available as an input signal to the CWG, as an auto-conversion trigger for the ADC, as an external Reset signal for the TMR2 modules, as a window input to the SMT, and as an input to the CLC module. In addition, the CCPx pin output can be mapped to output pins through the use of PPS (see Section13.2 "PPS Outputs").

28.13 Register Definitions: CWG Control

R/W-0/0	R/W/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	LD ⁽¹⁾	—	_	—		MODE<2:0>	
bit 7				•			bit 0
Legend:							
HC = Bit is cle	ared by hardwa	re		HS = Bit is se	et by hardware		
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, read	1 as '0'	
u = Bit is unchanged x = Bit is unknown		own	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on condit	tion	

REGISTER 28-1: CWGxCON0: CWGx CONTROL REGISTER 0

bit 7	EN: CWGx Enable bit
	1 = Module is enabled
	0 = Module is disabled
bit 6	LD: CWGx Load Buffer bits ⁽¹⁾
	1 = Buffers to be loaded on the next rising/falling event
	0 = Buffers not loaded
bit 5-3	Unimplemented: Read as '0'
bit 2-0	MODE<2:0>: CWGx Mode bits
	111 = Reserved
	110 = Reserved
	101 = CWG outputs operate in Push-Pull mode
	100 = CWG outputs operate in Half-Bridge mode
	011 = CWG outputs operate in Reverse Full-Bridge mode
	010 = CWG outputs operate in Forward Full-Bridge mode
	0.01 - CWG outputs operate in Synchropous Steering mode
	001 – CWG bulputs operate in Synchronous Steering mode
	000 = CWG outputs operate in Synchronous steering mode

Note 1: This bit can only be set after EN = 1 and cannot be set in the same instruction that EN is set.

30.7 Interrupts

The SMT can trigger an interrupt under three different conditions:

- PW Acquisition Complete
- PR Acquisition Complete
- Counter Period Match

The interrupts are controlled by the PIR and PIE registers of the device.

30.7.1 PW AND PR ACQUISITION INTERRUPTS

The SMT can trigger interrupts whenever it updates the SMTxCPW and SMTxCPR registers, the circumstances for which are dependent on the SMT mode, and are discussed in each mode's specific section. The SMTxCPW interrupt is controlled by SMTxPWAIF and SMTxPWAIE bits in registers PIR4 and PIE4, respectively. The SMTxCPR interrupt is controlled by the SMTxPRAIF and SMTxPRAIF and SMTxPRAIF and PIE4, respectively.

In synchronous SMT modes, the interrupt trigger is synchronized to the SMTxCLK. In Asynchronous modes, the interrupt trigger is asynchronous. In either mode, once triggered, the interrupt will be synchronized to the CPU clock.

30.7.2 COUNTER PERIOD MATCH INTERRUPT

As described in **Section 30.1.2** "**Period Match interrupt**", the SMT will also interrupt upon SMTxTMR, matching SMTxPR with its period match limit functionality described in **Section30.3** "**Halt Operation**". The period match interrupt is controlled by SMTxIF and SMTxIE, located in registers PIR4 and PIE4, respectively.

REGISTER 31-11: ATxPHSH: ANGULAR TIMER PHASE COUNTER HIGH REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-x/x	R-x/x
—	—	—	—		—	PHS•	<9:8>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets

bit 7-2 Unimplemented: Read as '0'

1' = Bit is set

bit 1-0 PHS<9:8>: Most Significant bits of ATxPHS. ATxPHS is the instantaneous value of the phase counter.

q = Value depends on condition

REGISTER 31-12: ATxPHSL: ANGULAR TIMER PHASE COUNTER LOW REGISTER

'0' = Bit is cleared

| R-x/x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| | | | PHS | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-0 **PHS<7:0>:** Least Significant bits of ATxPHS. ATxPHS is the instantaneous value of the phase counter.

REGISTER 32-6: PIDxK1H: PID K1 HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			K1<	15:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchange	ed	x = Bit is unknown	ו	-n/n = Value at	POR and BOR/V	alue at all other F	Resets
'1' = Bit is set		'0' = Bit is cleared		q = Value depe	ends on condition		

bit 7-0

K1<15:8>: K1 upper eight bits. K1 is the 16-bit user-controlled coefficient calculated from Kp + Ki + Kd

REGISTER 32-7: PIDxK1L: PID K1 LOW REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | K1< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-0 K1<7:0>: K1 lower eight bits. K1 is the 16-bit user-controlled coefficient calculated from Kp + Ki + Kd

REGISTER 32-8: PIDxK2H: PID K2 HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	K2<15:8>							
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-0 K2<15:8>: K2 upper eight bits. K2 is the 16-bit user-controlled coefficient calculated from -(Kp + 2Kd)

REGISTER 32-9: PIDxK2L: PID K2 LOW REGISTER

R/W-0/0								
K2<7:0>								
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-0

K2<7:0>: K2 lower eight bits. K2 is the 16-bit user-controlled coefficient calculated from -(Kp + 2Kd)

FIGURE 35-1: VOLTAGE FREQUENCY GRAPH, -40°C \leq Ta \leq +125°C, PIC16F1614/8 ONLY



FIGURE 35-2: VOLTAGE FREQUENCY GRAPH, -40°C \leq Ta \leq +125°C, PIC16LF1614/8 ONLY



TABLE 35-4: I/O PORTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
	VIL	Input Low Voltage							
	I/O PORT:								
D030		with TTL buffer	—	_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D030A			—	_	0.15 Vdd	V	$1.8V \leq V \text{DD} \leq 4.5V$		
D031		with Schmitt Trigger buffer	—	—	0.2 Vdd	V	$2.0V \leq V\text{DD} \leq 5.5V$		
D032		MCLR	—	—	0.2 Vdd	V			
	VIH	H Input High Voltage							
I/O PORT:									
D040		with TTL buffer	2.0	—	_	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D040A			0.25 VDD +	—	—	V	$1.8V \leq V\text{DD} \leq 4.5V$		
D041		with Sobmitt Trigger buffer				V			
D041				_		V	2.0V ≤ VDD ≤ 3.3V		
D042									
D060				+ 5	+ 125	nA			
0000				ŦŨ	1 120	10.0	Pin at high-impedance, 85°C		
			—	± 5	± 1000	nA	$VSS \le VPIN \le VDD,$		
		(2)					Pin at high-impedance, 125°C		
D061		MCLR ⁽³⁾	—	± 50	± 200	nA	$VSS \leq VPIN \leq VDD$, Din at high impodance $SE^{\circ}C$		
	Pin at nig					Fin at high-impedance, 65 C			
D070*	IFUR		25	100	200		$V_{DD} = 3.3 V V_{DIN} = V_{SS}$		
0010			25	140	300	μΛ	$V_{DD} = 5.0V, V_{PIN} = V_{SS}$		
	Voi		25	140	500	μΛ	VDD - 3.0V, VFIN - V33		
0800	VOL						101 = 8.0 mA Vpp = 5.0V		
2000			_	_	0.6	v	IOL = 6.0 mA, VDD = 3.3V		
							IOL = 1.8 mA, VDD = 1.8V		
D080A		High Drive I/O ⁽¹⁾	—	1.4V	_	V	IOL = 100 mA, VDD = 5.0V		
	Voн	Output High Voltage ⁽³⁾							
D090		I/O Ports					IOH = 3.5 mA, VDD = 5.0V		
			VDD - 0.7	—	—	V	IOH = 3.0 mA, VDD = 3.3V		
							IOH = 1.0 mA, VDD = 1.8V		
D090A		High Drive I/O	—	3.5V	—	V	IOL = 100 mA, VDD = 5.0V		
D101A*	CIO	All I/O pins	—		50	pF			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Excluding OSC2 in CLKOUT mode.

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 36-67: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 1μ S, 25° C.



FIGURE 36-68: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 4μ S, 25° C.



FIGURE 36-69: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, VREF = 3.0V.



FIGURE 36-70: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, VREF = 3.0V.



FIGURE 36-71: ADC 10-bit Mode, Single-Ended DNL, VDD = 3.0V, $TAD = 1 \mu S$.



FIGURE 36-72: ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD = 1μ S.

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A