E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	640 × 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s103f3p3tr

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 Description

The STM8S103F2/x3 access line 8-bit microcontrollers offer 8 Kbyte Flash program memory, plus integrated true data EEPROM. The STM8S microcontroller family reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness, and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Device	STM8S103K3	STM8S103F3	STM8S103F2				
Pin count	32	20	20				
Maximum number of GPIOs (I/Os)	28	16	16				
Ext. interrupt pins	27	16	16				
Timer CAPCOM channels	7	7	7				
Timer complementary outputs	3	2	2				
A/D converter channels	4	5	5				
High sink I/Os	21	12	12				
Low density Flash program memory (bytes)	8K	8K	4К				
Data EEPROM (bytes)	640 ⁽¹⁾	640 ⁽¹⁾	640 ⁽¹⁾				
RAM (bytes)	1K	1K	1K				
Peripheral set	Multipurpose timer (TIM1), SPI, I2C, UART window WDG, independe WDG, ADC, PWM timer (TIM2), 8-bit timer (TIM4)						

Table 1. STM8S103F2/x3 access line features

1. No read-while-write (RWW) capability.



4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time incircuit debugging and fast memory programming.

SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 bytes/ms.

Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

4.3 Interrupt controller

- Nested interrupts with three software priority levels,
- 32 interrupt vectors with hardware priority,
- Up to 27 external interrupts on 6 vectors including TLI,
- Trap and reset interrupts

4.4 Flash program and data EEPROM memory

- 8 Kbyte of Flash program single voltage Flash memory,
- 640 byte true data EEPROM,
- User option byte area.

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to the figure below.

The size of the UBC is programmable through the UBC option byte, in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.



Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 μ s to 1 s.

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode,
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock,
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration.

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM2 - 16-bit general purpose timer

- 16-bit auto reload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update



STM8S103F2 STM8S103F3 STM8S103K3

[TIM2_CH2] ADC_ETR/(HS) PD3	1	32 PD2 (HS) [TIM2_CH3]
BEEP/TIM2_CH1/(HS) PD4	2	31] PD1 (HS)/SWIM
UART1_TX(/HS) PD5	3	
UART1_RX/(HS) PD6	4	29 D PC7 (HS)/SPI_MISO
[TIM1_CH4] TLI/(HS) PD7	5	28 PC6 (HS)/SPI_MOSI
NRST	6	27 D PC5 (HS)/SPI_SCK
OSCIN/PA1	7	26 PC4(HS)/TIM1_CH4/CLK_CCO
OSCOUT/PA2	8	25 рсз (нѕ)/тім1_снз
VSS	9	24 PC2(HS)/TIM1_CH2
VCAP	10	23 D PC1 (HS)/TIM1_CH1/UART1_CK
VDD	11	22 PE5/SPI_NSS
[SPI_NSS] TIM2_CH3/(HS) PA3	12	21] рво (нs)/тім1_сн1N/АІN0
PF4	13	20] рв1 (нs)/тім1_сн2N/АіN1
PB7	14	19] рв2 (нѕ)/тім1_снзм/аім2
PB6	15	18 🗍 РВЗ (HS)/ТІМ1_ЕТК/АІNЗ
I2C_SDA/(T) PB5	16	17] PB4 (T)/I2C_SCL
		MSv36416V1

Figure 4. STM8S103K3 SDIP32 pinout

1. (HS) high sink capability.

2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).

3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

					Input			Out	put		_		<u>_</u>
	°32				mput			Out	ւթու		50	ate	
SDIP32	LQFP/ UFQFP32	Pin name	Type	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	ao	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
6	1	NRST	I/O	-	Х	-	-	-	-	-	Re	eset	-
7	2	PA1/ OSCIN ⁽²⁾	I/O	x	х	х	-	01	х	х	Port A1	Resonator/ crystal in	-
8	3	PA2/ OSCOUT	I/O	x	х	х	-	01	х	х	Port A2	Resonator/ crystal out	-
9	4	VSS	S	-	-	-	-	-	-	-	Digita	l ground	-
10	5	VCAP	S	-	-	-	-	-	-		1.8 V regula	ator capacitor	-
11	6	VDD	S	-	-	-	-	-	-	-	Digital po	ower supply	-
12	7	PA3/ TIM2_CH3 [SPI_NSS]	I/O	x	х	x	HS	O3	х	x	Port A3	Timer 2 channel 3	SPI master/ slave select [AFR1]
13	8	PF4	I/O	X	Х	-	-	01	Х	Х	Port F4	-	-
14	9	PB7	I/O	X	Х	Х	-	01	Х	Х	Port B7	-	-

Table 5.	STM8S103K3	pin	descriptions
	0111100100100	PIII	accomptions



	22				Input			·	put	<u> </u>			u
SDIP32	LQFP/ UFQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	РР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
15	10	PB6	I/O	Х	Х	Х	-	01	Х	Х	Port B6	-	-
16	11	PB5/ I2C_SDA	I/O	x	-	х	-	01	T ⁽³⁾	-	Port B5	I2C data	-
17	12	PB4/ I2C_SCL	I/O	x	-	х	-	01	Т	-	Port B4	I2C clock	-
18	13	PB3/AIN3/ TIM1_ETR	I/O	x	x	х	HS	O3	x	х	Port B3	Analog input 3/ Timer 1 external trigger	-
19	14	PB2/AIN2/ TIM1_CH3N	I/O	x	х	Х	HS	O3	х	Х	Port B2	Analog input 2/ Timer 1 - inverted channel 3	-
20	15	PB1/AIN1/ TIM1_CH2N	I/O	x	х	х	HS	O3	х	х	Port B1	Analog input 1/ Timer 1 - inverted channel 2	-
21	16	PB0/AIN0/ TIM1_CH1N	I/O	x	x	х	HS	O3	x	х	Port B0	Analog input 0/ Timer 1 - inverted channel 1	-
22	17	PE5/SPI_N SS	I/O	х	х	х	HS	O3	х	х	Port E5	SPI master/slave select	-
23	18	PC1/ TIM1_CH1/ UART1_CK	I/O	x	x	х	HS	O3	х	х	Port C1	Timer 1 - channel 1 UART1 clock	-
24	19	PC2/ TIM1_CH2	I/O	х	х	х	HS	O3	х	х	Port C2	Timer 1 - channel 2	-
25	20	PC3/ TIM1_CH3	I/O	x	х	х	HS	O3	х	х	Port C3	Timer 1 - channel 3	-
26	21	PC4/ TIM1_CH4/ CLK_CCO	I/O	x	х	Х	HS	O3	x	Х	Port C4	Timer 1 - channel 4 /configurable clock output	-
27	22	PC5/ SPI_SCK	I/O	x	х	х	HS	O3	х	х	Port C5	SPI clock	-
28	23	PC6/ SPI_MOSI	I/O	x	х	х	HS	O3	х	х	Port C6	SPI master out/slave in	-

Table 5. STM8S103K3 pin descriptions (continued)



					Input			Out	put		c	ate	ion
TSSOP/SO20	UFQFPN20	Pin name	Type	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	QD	ΡР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
14	11	PC4/ CLK_CCO/ TIM1_ CH4/AIN2/[TIM1_ CH2N]	I/O	x	x	x	HS	O3	x	x	Port C4	Configurable clock output/Timer 1 - channel 4/Analog input 2	Timer 1 - inverted channel 2 [AFR7]
15	12	PC5/ SPI_SCK [TIM2_CH1]	I/O	x	x	x	HS	O3	x	х	Port C5	SPI clock	Timer 2 - channel 1 [AFR0]
16	13	PC6/ SPI_MOSI [TIM1_CH1]	I/O	x	х	х	HS	O3	х	х	Port C6	SPI master out/slave in	Timer 1 - channel 1 [AFR0]
17	14	PC7/ SPI_MISO [TIM1_CH2]	I/O	x	х	х	HS	O3	х	х	Port C7	SPI master in/ slave out	Timer 1 - channel 2 [AFR0]
18	15	PD1/ SWIM	I/O	х	х	х	HS	04	х	х	Port D1	SWIM data interface	-
19	16	PD2/AIN3/[T IM2_CH3]	I/O	x	х	х	HS	O3	х	х	Port D2	Analog input 3	Timer 2 - channel 3 [AFR1]
20	17	PD3/ AIN4/ TIM2_CH2/ ADC_ETR	I/O	x	х	х	HS	O3	х	х	Port D3	Analog input 4/ Timer 2 - channel 2/ADC external trigger	-

Table 6. STM8S103F2 and STM8S103F3 pin descriptions (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings.

2. When the MCU is in halt/active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if halt/active-halt is used in the application.

3. In the open-drain output column, "T" defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).1



5.3 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).



6.2 Register map

6.2.1 I/O port hardware register map

Table 7. I/O port hardware register map

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX ⁽¹⁾
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xXX ⁽¹⁾
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX ⁽¹⁾
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX ⁽¹⁾
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX ⁽¹⁾
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A	1	PF_IDR	Port F input pin value register	0xXX ⁽¹⁾
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D	1	PF_CR2	Port F control register 2	0x00

1. Depends on the external circuitry.



Address	Block	Register label	Register name	Reset status					
0x00 526A		TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00					
0x00 526B		TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00					
0x00 526C	TIM1	TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00					
0x00 526D		TIM1_BKR	TIM1 break register	0x00					
0x00 526E		TIM1_DTR	TIM1 dead-time register	0x00					
0x00 526F		TIM1_OISR	TIM1_OISR TIM1 output idle state register						
0x00 5270 to 0x00 52FF		Reserved area (147 byte)							

Table 8. General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 5400		ADC_CSR	ADC control/status register	0x00
0x00 5401		ADC_CR1	ADC configuration register 1	0x00
0x00 5402		ADC_CR2	ADC configuration register 2	0x00
0x00 5403		ADC_CR3	ADC configuration register 3	0x00
0x00 5404		ADC_DRH	ADC data register high	0xXX
0x00 5405		ADC_DRL	ADC data register low	0xXX
0x00 5406		ADC_TDRH	ADC Schmitt trigger disable register high	0x00
0x00 5407		ADC_TDRL	ADC Schmitt trigger disable register low	0x00
0x00 5408		ADC_HTRH ADC high threshold register high		0x03
0x00 5409	cont'd	ADC_HTRL	ADC high threshold register low	0xFF
0x00 540A		ADC_LTRH	ADC low threshold register high	0x00
0x00 540B		ADC_LTRL	ADC low threshold register low	0x00
0x00 540C		ADC_AWSRH	ADC analog watchdog status register high	0x00
0x00 540D		ADC_AWSRL	ADC analog watchdog status register low	0x00
0x00 540E		ADC _AWCRH	ADC analog watchdog control register high	0x00
0x00 540F		ADC_AWCRL	ADC analog watchdog control register low	0x00
0x00 5410 to 0x00 57FF		Reserv	red area (1008 byte)	

Table 8. General hardware register map (continued)

1. Depends on the previous reset source.

2. Write-only register.



6.2.3 CPU/SWIM/debug module/interrupt controller registers

Table 9. CPU/SWIM/debug module/interrupt controller registers											
Address	Block	Register label	Register name	Reset status							
0x00 7F00		А	Accumulator	0x00							
0x00 7F01		PCE	Program counter extended	0x00							
0x00 7F02		PCH	Program counter high	0x00							
0x00 7F03		PCL	Program counter low	0x00							
0x00 7F04		ХН	X index register high	0x00							
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00							
0x00 7F06		YH	Y index register high	0x00							
0x00 7F07		YL	Y index register low	0x00							
0x00 7F08		SPH	Stack pointer high	0x03							
0x00 7F09		SPL	Stack pointer low	0xFF							
0x00 7F0A		CCR	Condition code register	0x28							
0x00 7F0B to 0x00 7F5F	Reserved area (85 byte)										
0x00 7F60	CPU	CPU CFG_GCR Global configuration register		0x00							
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF							
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF							
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF							
0x00 7F73	ITC	ITC_SPR4	Interrupt software priority register 4	0xFF							
0x00 7F74		ITC_SPR5	Interrupt software priority register 5	0xFF							
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF							
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF							
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF							
0x00 7F78 to 0x00 7F79	Reserved area (2 byte)										
0x00 7F80	SWIM SWIM_CSR SWIM control status register										
0x00 7F81 to 0x00 7F8F		Reserved	area (15 byte)								

Table 9. CPU/SWIM/debug module/interrupt controller registers



8 Option byte

Option byte contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option byte can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in the table below.

Option byte can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.


Addr.	Option	Option				Ор	tion bits				Factory default
Addr.	name	byte no.	7	6	5	4	3	2	1	0	setting
0x4800	Read-out protection (ROP)	OPT0				F	ROP [7:0]				0x00
0x4801	User boot	OPT1				ι	JBC [7:0]				0x00
0x4802	code (UBC)	NOPT1		NUBC [7:0]						0xFF	
0x4803	Alternate	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00
0x4804	function remapping (AFR)	NOPT2	NAFR7	NAFR6	NAFR5	NAFR4	NAFR3	NAFR2	NAFR1	NAFR0	0xFF
0x4805h	Mine option	OPT3		Reserved		HSI TRIM	LSI_EN	IWDG _HW	WWDG _HW	WWDG _HALT	0x00
0x4806	Misc. option	NOPT3		Reserved			NLSI _ EN	NIWDG _HW	NWWDG _HW	NWWG _HALT	0xFF
0x4807	Cleak antian	OPT4		Rese	erved		EXT CLK	CKAWU SEL	PRS C1	PRS C0	0x00
0x4808	Clock option	NOPT4		Reserved			NEXT CLK	NCKA WUSEL	NPRSC1	NPR SC0	0xFF
0x4809	HSE clock	OPT5		HSECNT [7:0]						0x00	
0x480A	startup	NOPT5				NHS	SECNT [7:0]				0xFF

Table 11. Option byte



10.3.1 VCAP external capacitor

The stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 19*. Care should be taken to limit the series inductance to less than 15 nH.



1. ESR is the equivalent series resistance and ESL is the equivalent inductance.

10.3.2 Supply current characteristics

The current consumption is measured as illustrated in Figure 9: Pin input voltage.

Total supply current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Symbol	Parameter	Conditions			Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	2.3	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.35	
	Supply current in		HSI RC osc. (16 MHz)	1.7	2	
	Run mode,	ın mode,	HSE user ext. clock (16 MHz)	0.86	-	mA
	executed from RAM		HSI RC osc. (16 MHz)	0.7	0.87	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	z/8) 0.46 0.58	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	



Total current consumption in wait mode

Symbol	Parameter	Conditions			Max ⁽¹⁾	Unit	
			HSE crystal osc. (16 MHz)	1.6	-		
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3		
	Supply		HSI RC osc. (16 MHz)	0.89	1.1		
IDD(WFI)	current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA	
			f _{CPU} = f _{MASTER} /s128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54		

Table 23. Total current consumption in wait mode at $\rm V_{DD}$ = 5 V

1. Guaranteed by characterization results.

2. Default clock configuration measured with all peripherals off.

Table 24. Total cui	rent consumption	in wait mode at	V _{DD} = 3.3 V
---------------------	------------------	-----------------	-------------------------

Symbol	Parameter	Conditions			Max ⁽¹⁾	Unit	
			HSE crystal osc. (16 MHz)	1.1	-		
	Supply current in wait mode	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3		
			HSI RC osc. (16 MHz)	0.89	1.1		
DD(WFI)		f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA	
			f _{CPU} = f _{MASTER} /s128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54		

1. Guaranteed by characterization results.

2. Default clock configuration measured with all peripherals off.



Total current consumption in active halt mode

	Parameter	Conditions						
Symbol		Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85 °C ⁽¹⁾	Max at 85 °C ⁽¹⁾	Unit
I _{DD(AH)}	Supply current in active halt mode		Operating mode	HSE crystal osc. (16 MHz)	1030	-	-	
			Operating mode	LSI RC osc. (128 kHz)	200	260	300	
			Power down mode	HSE crystal osc. (16 MHz)	970	-	-	μA
			Power down mode	LSI RC osc. (128 kHz)	150	200	230	μΛ
		Off	Operating mode	LSI RC osc. (128 kHz)	66	85	110	
			Power down mode	LSI RC osc. (128 kHz)	10	20	40	

Table 25. Total current consumption in active halt mode at V_{DD} = 5 V

1. Guaranteed by characterization results.

2. Configured by the REGAH bit in the CLK_ICKR register.

3. Configured by the AHALT bit in the FLASH_CR1 register.

Table 26. Total current consumption in active halt mode at V_{DD} = 3.3 V

	Parameter		Conditions					
Symbol		Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85 °C ⁽¹⁾	Max at 85 °C ⁽¹⁾	Unit
I _{DD(AH)}			Operating mode	HSE crystal osc. (16 MHz)	550	-	-	
	Supply current in active halt mode		Operating mode	LSI RC osc. (128 kHz)	200	260	290	
			Power down mode	HSE crystal osc. (16 MHz)	970	-	-	μA
			Power down mode	LSI RC osc. (128 kHz)	150	200	230	μΛ
		Off	Operating mode	LSI RC osc. (128 kHz)	66	80	105	
			Power down mode	LSI RC osc. (128 kHz)	10	18	35	

1. Guaranteed by characterization results.

2. Configured by the REGAH bit in the CLK_ICKR register.

3. Configured by the AHALT bit in the FLASH_CR1 register.



Total current consumption in halt mode

Symbol	Parameter	Conditions	Тур	Max at 85 °C ⁽¹⁾	Max at 85 °C ⁽¹⁾	Unit
I _{DD(H)}	Supply current in halt	Flash in operating mode, HSI clock after wakeup	63	75	105	
	mode	Flash in power-down mode, HSI clock after wakeup	6.0	20	55	μA

Table 27. Total current consumption in halt mode at V_{DD} = 5 V
--

1. Guaranteed by characterization results.

	Table 26. Total current consumption in hait mode at V _{DD} = 5.5 V									
Symbol	Parameter Conditions		Тур	Max at 85 °C ⁽¹⁾	Max at 85 °C ⁽¹⁾	Unit				
	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	60	75	100	ıιΔ				
		Flash in power-down mode, HSI clock after wakeup	4.5	17	30	μA				

Table 28. Total current consumption in halt mode at V_{DD} = 3.3 V

1. Guaranteed by characterization results.

Low power mode wakeup times

Table 29. Wakeup times

Symbol	Parameter	Conditions			Тур	Max ⁽¹⁾	Unit
t _{WU(WFI)}	Wakeup time from wait mode to run mode ⁽²⁾	0 to 16 MHz			-	See note ⁽³⁾	
t _{WU(WFI)}	Wakeup time from run mode ⁽²⁾	f _{CPU} = f _{MASTER} = 16 MHz			0.56	-	
t _{WU(AH)}	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator on ⁽⁴⁾	Flash in operating mode ⁽⁵⁾	HSI (after wakeup)	1 ⁽⁶⁾	2 ⁽⁶⁾	
t _{WU(AH)}	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator off ⁽⁴⁾	Flash in operating mode ⁽⁵⁾	HSI (after wakeup)	3(6)	-	
t _{WU(AH)}	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator off ⁽⁴⁾	Flash in operating mode ⁽⁵⁾	HSI (after wakeup)	48 ⁽⁶⁾	-	μs
t _{WU(AH)}	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage regulator off ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾	HSI (after wakeup)	50 ⁽⁶⁾	-	
t _{WU(H)}	Wakeup time from halt mode to run mode ⁽²⁾	Flash in operating mode ⁽⁵⁾		52	-		
t _{WU(H)}	Wakeup time from halt mode to run mode ⁽²⁾	Flash in power-	down mode ⁽⁵⁾		54	-	

1. Guaranteed by characterization results.



Electrical characteristics

- 2. Measured from interrupt event to interrupt vector fetch
- 3. $t_{WU(WFI)} = 2 \times 1/f_{master} + 67 \times 1/f_{CPU}$
- 4. Configured by the REGAH bit in the CLK_ICKR register.
- 5. Configured by the AHALT bit in the FLASH_CR1 register.
- 6. Plus 1 LSI clock depending on synchronization.

Total current consumption and timing in forced reset state

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
I _{DD(R)}	Supply current in reset	V _{DD} = 5 V	400	-	μA
	state ⁽²⁾	V _{DD} = 3.3 V	300	-	μΛ
t _{RESETBL}	Reset pin release to vector fetch	-	-	150	μs

Table 30. Total current consumption and timing in forced reset state

1. Guaranteed by design.

2. Characterized with all I/Os tied to V_{SS}.

Current consumption of on-chip peripherals

Subject to general operating conditions for V_{DD} and T_A .

HSI internal RC/f_{CPU}= f_{MASTER} = 16 MHz, V_{DD} = 5 V

Symbol	Parameter		Unit
I _{DD(TIM1)}	TIM1 supply current ⁽¹⁾	210	
I _{DD(TIM2)}	TIM2 supply current ⁽¹⁾	130	
I _{DD(TIM4)}	TIM4 supply current ⁽¹⁾	50	
I _{DD(UART1)}	UART1 supply current ⁽²⁾	120	
I _{DD(SPI)}	SPI supply current ⁽²⁾	45	μA
I _{DD(I2C)}	I2C supply current ⁽²⁾	65	
I _{DD(ADC1)}	ADC1 supply current when converting ⁽³⁾	1000	

 Data based on a differential I_{DD} measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.

 Data based on a differential IDD measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. No I/O pads toggling. Not tested in production.

3. Data based on a differential IDD measurement between reset configuration and continuous A/D conversions. Not tested in production.

Current consumption curves

The following figures show typical current consumption measured with code executing in RAM.



10.3.7 Reset pin characteristics

Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.

		•					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL(NRST)}	NRST input low level voltage ⁽¹⁾	-	-0.3	-	$0.3 \times V_{DD}$		
V _{IH(NRST)}	NRST input high level voltage ⁽¹⁾	I _{OL} = 2 mA	$0.7 ext{ x V}_{ ext{DD}}$	-	V _{DD} +0.3	V	
V _{OL(NRST)}	NRST output low level voltage ⁽¹⁾	I _{OL} = 3 mA	-	-	0.5		
R _{PU(NRST)}	NRST pull-up resistor ⁽²⁾	-	30	55	80	kΩ	
t _{IFP(NRST)}	NRST input filtered pulse ⁽³⁾	-	-	-	75	ns	
t _{INFP(NRST)}	NRST Input not filtered pulse ⁽³⁾	-	500	-	-	- 115	
t _{OP(NRST)}	NRST output pulse ⁽³⁾	-	20	-	-	μs	


Table 42.	NRST	pin	characteristics
		P	

1. Guaranteed by characterization results.

2. The R_{PU} pull-up equivalent resistor is based on a resistive transistor.

3. Guaranteed by design.

Figure 35. Typical NRST V_{IL} and V_{IH} vs V_{DD} @ 4 temperatures





Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
E _T	Total unadjusted error ⁽²⁾	f _{ADC} = 2 MHz	1.6	3.5	
		f _{ADC} = 4 MHz	2.2	4	
		f _{ADC} = 6 MHz	2.4	4.5	
E _O	Offset error ⁽²⁾	f _{ADC} = 2 MHz	1.1	2.5	
		f _{ADC} = 4 MHz	1.5	3	
		f _{ADC} = 6 MHz	1.8	3	
E _G	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.5	3	
		f _{ADC} = 4 MHz	2.1	3	LSB
		f _{ADC} = 6 MHz	2.2	4	
E _D	Differential linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1.5	
		f _{ADC} = 4 MHz	0.7	1.5	
		f _{ADC} = 6 MHz	0.7	1.5	
E _L	Integral linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.6	1.5	
		f _{ADC} = 4 MHz	0.8	2	
		f _{ADC} = 6 MHz	0.8	2	

Table 46. ADC accuracy with R_{AIN} < 10 k Ω , V_{DD} = 5 V

1. Guaranteed by characterization results.

2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 10.3.6 does not affect the ADC accuracy.



Date	Revision	Changes	
04-Apr-2012	8	Updated notes related to V_{CAP} in <i>Table 19: General operating conditions</i> . Added values of t_R/t_F for 50 pF load capacitance, and updated note in <i>Table 38: I/O static characteristics</i> . Updated typical and maximum values of R_{PU} in <i>Table 38: I/O static characteristics</i> and <i>Table 42: NRST pin characteristics</i> . Changed SCK input to SCK output in <i>Section 10.3.8: SPI serial peripheral interface</i> Modified <i>Figure 51: UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline</i> to add package top view.	
26-Jun-2012	9	Added Section 11.4: SDIP32 package information.	
04-Feb-2015	10	Updated Section 11.5: TSSOP20 package information and Section 11.3: UFQFPN20 package information.	
10-Mar-2015	11	 Updated: <i>Table 34: HSI oscillator characteristics</i>: corrected HSI oscillator accuracy (factory calibrated) for V_{DD} = 5 V and T_A = 25 °C. <i>Table 38: I/O static characteristics</i>: corrected the max. value for T_R/T_F, Fast I/Os, Load = 50 pF. Added: <i>Figure 23: Typical pull-up current vs V_{DD}</i> @ 4 temperatures, the rows for T_R/T_F, Fast I/Os, Load = 20 pF in <i>Table 38: I/O static characteristics</i>, <i>Figure 47: LQFP32 marking example (package top view)</i>, <i>Figure 50: UFQFPN32 marking example (package top view)</i>, <i>Figure 53: UFQFPN20 marking example (package top view)</i>, <i>Figure 55: SDIP32 marking example (package top view)</i>, <i>Figure 58: TSSOP20 marking example (package top view)</i>. 	
26-Mar-2015	12	Corrected the values for "b" dimensions in <i>Table 53: UFQFPN32 - 32-</i> <i>pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package</i> <i>mechanical data.</i>	

Table 59. Document revision history

