
E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 833MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | · · |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - · |
| USB | · · |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCPBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8541epxapf |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Overview

The following section provides a high-level overview of the MPC8541E features. Figure 1 shows the major functional units within the MPC8541E.




Figure 1. MPC8541E Block Diagram

1.1 Key Features

The following lists an overview of the MPC8541E feature set.

- Embedded e500 Book E-compatible core
 - High-performance, 32-bit Book E-enhanced core that implements the PowerPC architecture
 - Dual-issue superscalar, 7-stage pipeline design
 - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection
 - Lockable L1 caches—entire cache or on a per-line basis
 - Separate locking for instructions and data
 - Single-precision floating-point operations
 - Memory management unit especially designed for embedded applications
 - Enhanced hardware and software debug support
 - Dynamic power management
 - Performance monitor facility



- Public Key Execution Unit (PKEU) supporting the following:
 - RSA and Diffie-Hellman
 - Programmable field size up to 2048-bits
 - Elliptic curve cryptography
 - F2m and F(p) modes
 - Programmable field size up to 511-bits
 - Data Encryption Standard Execution Unit (DEU)
 - DES, 3DES
 - Two key (K1, K2) or Three Key (K1, K2, K3)
 - ECB and CBC modes for both DES and 3DES
- Advanced Encryption Standard Unit (AESU)
 - Implements the Rinjdael symmetric key cipher
 - Key lengths of 128, 192, and 256 bits. Two key
 - ECB, CBC, CCM, and Counter modes
- ARC Four execution unit (AFEU)
 - Implements a stream cipher compatible with the RC4 algorithm
 - 40- to 128-bit programmable key
- Message Digest Execution Unit (MDEU)
 - SHA with 160-bit or 256-bit message digest
 - MD5 with 128-bit message digest
 - HMAC with either algorithm
- Random Number Generator (RNG)
- 4 Crypto-channels, each supporting multi-command descriptor chains
 - Static and/or dynamic assignment of crypto-execution units via an integrated controller
 - Buffer size of 256 Bytes for each execution unit, with flow control for large data sizes
- High-performance RISC CPM
 - Two full-duplex fast communications controllers (FCCs) that support the following protocol:
 - IEEE Std 802.3TM/Fast Ethernet (10/100)
 - Serial peripheral interface (SPI) support for master or slave
 - I²C bus controller
 - General-purpose parallel ports-16 parallel I/O lines with interrupt capability
- 256 Kbytes of on-chip memory
 - Can act as a 256-Kbyte level-2 cache
 - Can act as a 256-Kbyte or two 128-Kbyte memory-mapped SRAM arrays
 - Can be partitioned into 128-Kbyte L2 cache plus 128-Kbyte SRAM
 - Full ECC support on 64-bit boundary in both cache and SRAM modes

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specification, Rev. 4.2

Overview



- Selectable hardware-enforced coherency
- Selectable clock source (SYSCLK or independent PCI_CLK)
- Power management
 - Fully static 1.2-V CMOS design with 3.3- and 2.5-V I/O
 - Supports power save modes: doze, nap, and sleep
 - Employs dynamic power management
 - Selectable clock source (sysclk or independent PCI_CLK)
- System performance monitor
 - Supports eight 32-bit counters that count the occurrence of selected events
 - Ability to count up to 512 counter specific events
 - Supports 64 reference events that can be counted on any of the 8 counters
 - Supports duration and quantity threshold counting
 - Burstiness feature that permits counting of burst events with a programmable time between bursts
 - Triggering and chaining capability
 - Ability to generate an interrupt on overflow
- System access port
 - Uses JTAG interface and a TAP controller to access entire system memory map
 - Supports 32-bit accesses to configuration registers
 - Supports cache-line burst accesses to main memory
 - Supports large block (4-Kbyte) uploads and downloads
 - Supports continuous bit streaming of entire block for fast upload and download
- IEEE Std 1149.1TM-compatible, JTAG boundary scan
- 783 FC-PBGA package

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8541E. The MPC8541E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.



Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8541E for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling

2.1.4 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

| Driver Type | Programmable Output Impedance (Ω) | Supply Voltage | Notes |
|---------------------------------------|--------------------------------------|------------------------------|-------|
| Local bus interface utilities signals | 25 | OV _{DD} = 3.3 V | 1 |
| | 42 (default) | | |
| PCI signals | 25 | | 2 |
| | 42 (default) | | |
| DDR signal | 20 | GV _{DD} = 2.5 V | |
| TSEC/10/100 signals | 42 | LV _{DD} = 2.5/3.3 V | |
| DUART, system control, I2C, JTAG | 42 | OV _{DD} = 3.3 V | |

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.



Ethernet: Three-Speed, MII Management

8.2.2.1 GMII Receive AC Timing Specifications

Table 21 provides the GMII receive AC timing specifications.

Table 21. GMII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|--|-----|-----|-----|------|
| RX_CLK clock period | t _{GRX} | _ | 8.0 | _ | ns |
| RX_CLK duty cycle | t _{GRXH} /t _{GRX} | 40 | _ | 60 | % |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t _{GRDVKH} | 2.0 | — | — | ns |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK | t _{GRDXKH} | 0.5 | — | — | ns |
| RX_CLK clock rise and fall time | t _{GRXR} , t _{GRXF} ^{2,3} | _ | — | 1.0 | ns |

Note:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 8 provides the AC test load for TSEC.




Figure 8. TSEC AC Test Load

Figure 9 shows the GMII receive AC timing diagram.




Figure 9. GMII Receive AC Timing Diagram



Ethernet: Three-Speed, MII Management

8.2.3.2 MII Receive AC Timing Specifications

Table 23 provides the MII receive AC timing specifications.

Table 23. MII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|--|------|-----|-----|------|
| RX_CLK clock period 10 Mbps | t _{MRx} ² | _ | 400 | _ | ns |
| RX_CLK clock period 100 Mbps | t _{MRX} | _ | 40 | _ | ns |
| RX_CLK duty cycle | t _{MRXH} /t _{MRX} | 35 | _ | 65 | % |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | t _{MRDVKH} | 10.0 | | _ | ns |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK | t _{MRDXKH} | 10.0 | | _ | ns |
| RX_CLK clock rise and fall time | t _{MRXR} , t _{MRXF} ^{2,3} | 1.0 | _ | 4.0 | ns |

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 11 shows the MII receive AC timing diagram.




Figure 11. MII Receive AC Timing Diagram



8.2.4 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

8.2.4.1 TBI Transmit AC Timing Specifications

Table 24 provides the MII transmit AC timing specifications.

Table 24. TBI Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|--|--|-----|-----|-----|------|
| GTX_CLK clock period | t _{TTX} | _ | 8.0 | _ | ns |
| GTX_CLK duty cycle | t _{TTXH} /t _{TTX} | 40 | _ | 60 | % |
| GMII data TCG[9:0], TX_ER, TX_EN setup time GTX_CLK going high | t _{TTKHDV} | 2.0 | _ | _ | ns |
| GMII data TCG[9:0], TX_ER, TX_EN hold time from GTX_CLK going high | ^t тткнdх | 1.0 | — | — | ns |
| GTX_CLK clock rise and fall time | t _{TTXR} , t _{TTXF} ^{2,3} | | | 1.0 | ns |

Notes:

1. The symbols used for timing specifications herein follow the pattern of $t_{(first two letters of functional block)(signal)(state)}$

(include to botto or initiate include, include to botto or initiate include, it is a signal (it is the initiate include, it is a signal of the initiate initiat

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 12 shows the TBI transmit AC timing diagram.




Figure 12. TBI Transmit AC Timing Diagram



Ethernet: Three-Speed, MII Management






Figure 14. RGMII and RTBI AC Timing and Multiplexing Diagrams

8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC) (10/100/1000 Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 27.

| Parameter | Symbol | Conditions | | Min | Мах | Unit |
|------------------------|------------------|---------------------------|------------------------|------|------------------------|------|
| Supply voltage (3.3 V) | OV _{DD} | - | _ | 3.13 | 3.47 | V |
| Output high voltage | V _{OH} | I _{OH} = -1.0 mA | LV _{DD} = Min | 2.10 | LV _{DD} + 0.3 | V |
| Output low voltage | V _{OL} | I _{OL} = 1.0 mA | LV _{DD} = Min | GND | 0.50 | V |
| Input high voltage | V _{IH} | - | _ | 1.70 | _ | V |
| Input low voltage | V _{IL} | - | _ | — | 0.90 | V |



Table 30. Local Bus General Timing Parameters—DLL Enabled (continued)

| Parameter | Configuration ⁷ | Symbol ¹ | Min | Мах | Unit | Notes |
|--|--------------------------------------|----------------------|-----|-----|------|-------|
| Local bus clock to output high impedance for | $\overline{LWE[0:1]} = 00$ | t _{LBKHOZ2} | _ | 2.8 | ns | 5, 9 |
| LAD/LDP | $\overline{LWE[0:1]} = 11$ (default) | | | 4.2 | | |

Notes:

 The symbols used for timing specifications herein follow the pattern of t_{(First two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{LBIXKH1} symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one(1). Also, t_{LBKHOX} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.


- 2. All timings are in reference to LSYNC_IN for DLL enabled mode.
- 3. All signals are measured from $OV_{DD}/2$ of the rising edge of LSYNC_IN for DLL enabled to $0.4 \times OV_{DD}$ of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- The value of t_{LBOTOT} is defined as the sum of 1/2 or 1 ccb_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins LWE[0:1].
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV_{DD}/2.
- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

Table 31 describes the general timing parameters of the local bus interface of the MPC8541E with the DLL bypassed.

| Table 31. Local Bus General Timing Parameters—DLL Bypa | issed |
|--|-------|
|--|-------|

| Parameter | Configuration ⁷ | Symbol ¹ | Min | Max | Unit | Notes |
|---|--------------------------------------|----------------------|------|-----|------|-------|
| Local bus cycle time | _ | t _{LBK} | 6.0 | — | ns | 2 |
| Internal launch/capture clock to LCLK delay | _ | t _{LBKHKT} | 1.8 | 3.4 | ns | 8 |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT | _ | t _{LBKSKEW} | _ | 150 | ps | 7, 9 |
| Input setup to local bus clock (except LUPWAIT) | _ | t _{LBIVKH1} | 5.2 | — | ns | 3, 4 |
| LUPWAIT input setup to local bus clock | _ | t _{LBIVKH2} | 5.1 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | _ | t _{LBIXKH1} | -1.3 | — | ns | 3, 4 |
| LUPWAIT input hold from local bus clock | _ | t _{LBIXKH2} | -0.8 | — | ns | 3, 4 |
| LALE output transition to LAD/LDP output transition (LATCH hold time) | _ | t _{LBOTOT} | 1.5 | — | ns | 6 |
| Local bus clock to output valid (except | $\overline{LWE[0:1]} = 00$ | t _{LBKLOV1} | _ | 0.5 | ns | 3 |
| LAD/LDP and LALE) | $\overline{LWE[0:1]} = 11$ (default) | | | 2.0 | | |
| Local bus clock to data valid for LAD/LDP | LWE[0:1] = 00 | t _{LBKLOV2} | _ | 0.7 | ns | 3 |
| | $\overline{LWE[0:1]} = 11$ (default) | | | 2.2 | | |








Figure 17. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)



The following two tables are examples of I2C AC parameters at I2C clock value of 100k and 400k respectively.

| Characteristic | Expression | Frequenc | y = 100 kHz | Unit |
|-------------------------------------|--------------------|----------|-------------|------|
| Characteristic | Expression - | Min | Мах | |
| SCL clock frequency (slave) | f _{SCL} | — | 100 | kHz |
| SCL clock frequency (master) | f _{SCL} | _ | 100 | kHz |
| Bus free time between transmissions | t _{SDHDL} | 4.7 | — | μs |
| Low period of SCL | t _{SCLCH} | 4.7 | _ | μs |
| High period of SCL | t _{SCHCL} | 4 | — | μs |
| Start condition setup time | tSCHDL | 2 | — | μs |
| Start condition hold time | t _{SDLCL} | 3 | — | μs |
| Data hold time | t _{SCLDX} | 2 | — | μs |
| Data setup time | t _{SDVCH} | 3 | — | μs |
| SDA/SCL rise time | t _{SRISE} | — | 1 | μs |
| SDA/SCL fall time (master) | t _{SFALL} | — | 303 | ns |
| Stop condition setup time | t _{SCHDH} | 2 | — | μs |

Table 36. CPM I2C Timing (f_{SCL}=100 kHz)

Table 37. CPM I2C Timing (f_{SCL}=400 kHz)

| Characteristic | Expression | Frequenc | Unit | |
|-------------------------------------|--------------------|----------|------|------|
| Characteristic | Expression | Min | Мах | Unit |
| SCL clock frequency (slave) | f _{SCL} | — | 400 | kHz |
| SCL clock frequency (master) | f _{SCL} | — | 400 | kHz |
| Bus free time between transmissions | t _{SDHDL} | 1.2 | _ | μs |
| Low period of SCL | t _{SCLCH} | 1.2 | — | μs |
| High period of SCL | t _{SCHCL} | 1 | — | μs |
| Start condition setup time | t _{SCHDL} | 420 | — | ns |
| Start condition hold time | t _{SDLCL} | 630 | — | ns |
| Data hold time | t _{SCLDX} | 420 | — | ns |
| Data setup time | t _{SDVCH} | 630 | — | ns |
| SDA/SCL rise time | t _{SRISE} | _ | 250 | ns |
| SDA/SCL fall time | t _{SFALL} | _ | 75 | ns |
| Stop condition setup time | t _{SCHDH} | 420 | — | ns |



Table 40 provides the AC timing parameters for the I²C interface of the MPC8541E.

Table 40. I²C AC Electrical Specifications

All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 39).

| Parameter | Symbol ¹ | Min | Max | Unit |
|--|-----------------------|--------------------------------------|------------------|------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz |
| Low period of the SCL clock | t _{I2CL} 6 | 1.3 | _ | μs |
| High period of the SCL clock | t _{I2CH} 6 | 0.6 | _ | μs |
| Setup time for a repeated START condition | t _{I2SVKH} 6 | 0.6 | _ | μs |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} 6 | 0.6 | _ | μs |
| Data setup time | t _{I2DVKH} 6 | 100 | _ | ns |
| Data hold time: CBUS compatible masters I ² C bus devices | t _{I2DXKL} | 0 ² | 0.9 ³ | μs |
| Rise time of both SDA and SCL signals | t _{I2CR} | 20 + 0.1 C _b ⁴ | 300 | ns |
| Fall time of both SDA and SCL signals | t _{I2CF} | 20 + 0.1 C _b ⁴ | 300 | ns |
| Set-up time for STOP condition | t _{I2PVKH} | 0.6 | _ | μs |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | _ | μs |
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | $0.1 \times OV_{DD}$ | _ | V |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V _{NH} | $0.2 \times OV_{DD}$ | _ | V |

Notes:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{12DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. Also, t_{12SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the low (L) state or hold time. Also, t_{12PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the stop condition (P) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}
- MPC8541E provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum t_{I2DVKH} has only to be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.
- 4. C_B = capacitance of one bus line in pF.
- 5. Guaranteed by design.

Table 43. MPC8541E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------|--|----------|------------------|-------|
| PCI2_GNT[1:4] | AD18, AE18, AE19, AD19 | 0 | OV _{DD} | 5, 9 |
| PCI2_IDSEL | AC22 | I | OV _{DD} | _ |
| PCI2_IRDY | AD20 | I/O | OV _{DD} | 2 |
| PCI2_PERR | AC20 | I/O | OV _{DD} | 2 |
| PCI2_REQ[0] | AD21 | I/O | OV _{DD} | _ |
| PCI2_REQ[1:4] | AE21, AD22, AE22, AC23 | I | OV _{DD} | — |
| PCI2_SERR | AE20 | I/O | OV _{DD} | 2,4 |
| PCI2_STOP | AC21 | I/O | OV _{DD} | 2 |
| PCI2_TRDY | AC19 | I/O | OV _{DD} | 2 |
| | DDR SDRAM Memory Interface | | | 1 |
| MDQ[0:63] | M26, L27, L22, K24, M24, M23, K27, K26, K22, J28, F26, E27, J26, J23, H26, G26, C26, E25, C24, E23, D26, C25, A24, D23, B23, F22, J21, G21, G22, D22, H21, E21, N18, J18, D18, L17, M18, L18, C18, A18, K17, K16, C16, B16, G17, L16, A16, L15, G15, E15, C14, K13, C15, D15, E14, D14, D13, E13, D12, A11, F13, H13, A13, B12 | I/O | GV _{DD} | _ |
| MECC[0:7] | N20, M20, L19, E19, C21, A21, G19, A19 | I/O | GV _{DD} | _ |
| MDM[0:8] | L24, H28, F24, L21, E18, E16, G14, B13, M19 | 0 | GV _{DD} | _ |
| MDQS[0:8] | L26, J25, D25, A22, H18, F16, F14, C13, C20 | I/O | GV _{DD} | _ |
| MBA[0:1] | B18, B19 | 0 | GV _{DD} | — |
| MA[0:14] | N19, B21, F21, K21, M21, C23, A23, B24, H23, G24, K19, B25, D27, J14, J13 | 0 | GV _{DD} | — |
| MWE | D17 | 0 | GV _{DD} | _ |
| MRAS | F17 | 0 | GV _{DD} | _ |
| MCAS | J16 | 0 | GV _{DD} | _ |
| MCS[0:3] | H16, G16, J15, H15 | 0 | GV _{DD} | _ |
| MCKE[0:1] | E26, E28 | 0 | GV _{DD} | 11 |
| MCK[0:5] | J20, H25, A15, D20, F28, K14 | 0 | GV _{DD} | _ |
| MCK[0:5] | F20, G27, B15, E20, F27, L14 | 0 | GV _{DD} | _ |
| MSYNC_IN | M28 | I | GV _{DD} | 22 |
| MSYNC_OUT | N28 | 0 | GV _{DD} | 22 |
| | Local Bus Controller Interface | | | |
| LA[27] | U18 | 0 | OV _{DD} | 5, 9 |



15 Clocking

This section describes the PLL configuration of the MPC8541E. Note that the platform clock is identical to the CCB clock.

15.1 Clock Ranges

Table 44 provides the clocking specifications for the processor core and Table 44 provides the clocking specifications for the memory bus.

| | Maximum Processor Core Frequency | | | | | | | | | | | |
|-------------------------------------|----------------------------------|---------|-----|---------|-----|--------------------------|-----|-----|-------|------|-------|---------|
| Characteristic | 533 | 533 MHz | | 600 MHz | | 667 MHz 833 MHz 1000 MHz | | |) MHz | Unit | Notes | |
| | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| e500 core processor frequency | 400 | 533 | 400 | 600 | 400 | 667 | 400 | 833 | 400 | 1000 | MHz | 1, 2, 3 |

Table 44. Processor Core Clocking Specifications

Notes:

1. **Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

2.) The minimum e500 core frequency is based on the minimum platform frequency of 200 MHz.

3. 1000 MHz frequency supports only a 1.3 V core.

Table 45. Memory Bus Clocking Specifications

| Characteristic | Maximum Pro Frequ 533, 600, 667, | Unit | Notes | | |
|----------------------|--|------|-------|---------|--|
| | Min | Max | | | |
| Memory bus frequency | 100 | 166 | MHz | 1, 2, 3 | |

Notes:

- 1. **Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.
- 2. The memory bus speed is half of the DDR data rate, hence, half of the platform clock frequency.
- 3. 1000 MHz frequency supports only a 1.3 V core.





16 Thermal

This section describes the thermal specifications of the MPC8541E.

16.1 Thermal Characteristics

Table 49 provides the package thermal characteristics for the MPC8541E.

| Table 49. Package | Thermal | Characteristics |
|-------------------|---------|-----------------|
|-------------------|---------|-----------------|

| Characteristic | Symbol | Value | Unit | Notes |
|---|-----------------------|-------|------|-------|
| Junction-to-ambient Natural Convection on four layer board (2s2p) | R _{θJMA} | 17 | °C/W | 1, 2 |
| Junction-to-ambient (@200 ft/min or 1.0 m/s) on four layer board (2s2p) | R _{θJMA} | 14 | °C/W | 1, 2 |
| Junction-to-ambient (@400 ft/min or 2.0 m/s) on four layer board (2s2p) | R _{θJMA} | 13 | °C/W | 1, 2 |
| Junction-to-board thermal | R _{θJB} | 10 | °C/W | 3 |
| Junction-to-case thermal | $R_{	extsf{	heta}JC}$ | 0.96 | °C/W | 4 |

Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance

- 2. Per JEDEC JESD51-6 with the board horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). Cold plate temperature is used for case temperature; measured value includes the thermal resistance of the interface layer.

16.2 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The recommended attachment method to the heat sink is illustrated in Figure 42. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force.



the heat sink should be slowly removed. Heating the heat sink to 40–50°C with an air gun can soften the interface material and make the removal easier. The use of an adhesive for heat sink attach is not recommended.




Figure 45. Thermal Performance of Select Thermal Interface Materials

The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

| Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01888-4014 Internet: www.chomerics.com | 781-935-4850 |
|---|--------------|
| Dow-Corning Corporation Dow-Corning Electronic Materials 2200 W. Salzburg Rd. Midland, MI 48686-0997 Internet: www.dowcorning.com | 800-248-2481 |
| Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com | 888-642-7674 |
| The Bergquist Company 18930 West 78 th St. | 800-347-4572 |

System Design Information



Figure 49 shows the PLL power supply filter circuit.




Figure 49. PLL Power Supply Filter Circuit

17.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8541E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8541E system, and the MPC8541E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pins of the MPC8541E. These decoupling capacitors should receive their power from separate V_{DD} , OV_{DD} , GV_{DD} , OV_{DD} , OV_{DD} , GV_{DD} , OV_{DD} , OV

These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

17.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the MPC8541E.

17.5 Output Buffer DC Impedance

The MPC8541E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 50). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices.



17.8.1 Termination of Unused Signals


If the JTAG interface and COP header are not used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 52. If this is not possible, the isolation resistor allows future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to OV_{DD} through a 10 k Ω resistor. This prevents TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.



19.2 Part Marking

Parts are marked as the example shown in Figure 53.



Notes:

MMMMM is the 5-digit mask number. ATWLYYWWA is the traceability code. CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 53. Part Marking for FC-PBGA Device



Device Nomenclature

THIS PAGE INTENTIONALLY LEFT BLANK