E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	Security; SEC
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8541evtalf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- 1000 Mbps IEEE 802.3z TBI
- 10/100/1000 Mbps RGMII/RTBI
- Full- and half-duplex support
- Buffer descriptors are backwards compatible with MPC8260 and MPC860T 10/100 programming models
- 9.6-Kbyte jumbo frame support
- RMON statistics support
- 2-Kbyte internal transmit and receive FIFOs
- MII management interface for control and status
- Programmable CRC generation and checking
- OCeaN switch fabric
 - Three-port crossbar packet switch
 - Reorders packets from a source based on priorities
 - Reorders packets to bypass blocked packets
 - Implements starvation avoidance algorithms
 - Supports packets with payloads of up to 256 bytes
- Integrated DMA controller
 - Four-channel controller
 - All channels accessible by both local and remote masters
 - Extended DMA functions (advanced chaining and striding capability)
 - Support for scatter and gather transfers
 - Misaligned transfer capability
 - Interrupt on completed segment, link, list, and error
 - Supports transfers to or from any local memory or I/O port
 - Selectable hardware-enforced coherency (snoop/no-snoop)
 - Ability to start and flow control each DMA channel from external 3-pin interface
 - Ability to launch DMA from single write transaction
- PCI Controllers
 - PCI 2.2 compatible
 - One 64-bit or two 32-bit PCI ports supported at 16 to 66 MHz
 - Host and agent mode support, 64-bit PCI port can be host or agent, if two 32-bit ports, only one can be an agent
 - 64-bit dual address cycle (DAC) support
 - Supports PCI-to-memory and memory-to-PCI streaming
 - Memory prefetching of PCI read accesses
 - Supports posting of processor-to-PCI and PCI-to-memory writes
 - PCI 3.3-V compatible



Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8541E for the 3.3-V signals, respectively.



Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling

2.1.4 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25	OV _{DD} = 3.3 V	1
	42 (default)		
PCI signals	25		2
	42 (default)		
DDR signal	20	GV _{DD} = 2.5 V	
TSEC/10/100 signals	42	LV _{DD} = 2.5/3.3 V	
DUART, system control, I2C, JTAG	42	OV _{DD} = 3.3 V	

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset.



4 Clock Timing

4.1 System Clock Timing

Table 6 provides the system clock (SYSCLK) AC timing specifications for the MPC8541E.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	_	_	166	MHz	1
SYSCLK cycle time	t _{SYSCLK}	6.0	_	_	ns	_
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	^t ĸнк ^{∕t} sysclĸ	40	_	60	%	3
SYSCLK jitter	_	_	_	+/- 150	ps	4, 5

Table 6. SYSCLK AC Timing Specifications

Notes:

1. **Caution:** The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter-short term and long term-and is guaranteed by design.

5. For spread spectrum clocking, guidelines are ±1% of the input frequency with a maximum of 60 kHz of modulation regardless of the input frequency.

4.2 TSEC Gigabit Reference Clock Timing

Table 7 provides the TSEC gigabit reference clock (EC_GTX_CLK125) AC timing specifications for the MPC8541E.

Table 7. EC	_GTX_	_CLK125	AC Timing	Specifications
-------------	-------	---------	------------------	----------------

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	f _{G125}	—	125	_	MHz	_
EC_GTX_CLK125 cycle time	t _{G125}	—	8	-	ns	
EC_GTX_CLK125 rise time	t _{G125R}	—	—	1.0	ns	1
EC_GTX_CLK125 fall time	t _{G125F}	—	—	1.0	ns	1
EC_GTX_CLK125 duty cycle GMII, TBI RGMII, RTBI	t _{G125H} /t _{G125}	45 47	_	55 53	%	1, 2

Notes:

1. Timing is guaranteed by design and characterization.

2. EC_GTX_CLK125 is used to generate GTX clock for TSEC transmitter with 2% degradation. EC_GTX_CLK125 duty cycle can be loosened from 47/53% as long as PHY device can tolerate the duty cycle generated by GTX_CLK of TSEC.



6 DDR SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8541E.

6.1 DDR SDRAM DC Electrical Characteristics

Table 11 provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8541E.

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV _{DD}	2.375	2.625	V	1
I/O reference voltage	MV _{REF}	$0.49 imes GV_{DD}$	$0.51 imes GV_{DD}$	V	2
I/O termination voltage	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V	3
Input high voltage	V _{IH}	MV _{REF} + 0.18	GV _{DD} + 0.3	V	—
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.18	V	—
Output leakage current	I _{oz}	-10	10	μA	4
Output high current (V _{OUT} = 1.95 V)	I _{ОН}	-15.2	—	mA	—
Output low current (V _{OUT} = 0.35 V)	I _{OL}	15.2	—	mA	—
MV _{REF} input leakage current	I _{VREF}	_	5	μA	_

Table 11. DDR SDRAM DC Electrical Characteristics

Notes:

1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

- 2. MV_{REF} is expected to be equal to 0.5 × GV_{DD}, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail should track variations in the DC level of MV_{REF}.
- 4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

Table 12 provides the DDR capacitance.

Table 12. DDR SDRAM Capacitance

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS, MSYNC_IN	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	—	0.5	pF	1

Note:

1. This parameter is sampled. GV_{DD} = 2.5 V ± 0.125 V, f = 1 MHz, T_A = 25°C, V_{OUT} = $GV_{DD}/2$, V_{OUT} (peak to peak) = 0.2 V.



6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

6.2.1 DDR SDRAM Input AC Timing Specifications

Table 13 provides the input AC timing specifications for the DDR SDRAM interface.

Table 13. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 2.5 V \pm 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V _{IL}	—	MV _{REF} – 0.31	V	_
AC input high voltage	V _{IH}	MV _{REF} + 0.31	GV _{DD} + 0.3	V	_
MDQS—MDQ/MECC input skew per byte	t _{DISKEW}	_		ps	1
For DDR = 333 MHz For DDR \leq 266 MHz			750 1125		

Note:

1. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if 0 <= n <= 7) or ECC (MECC[{0...7}] if n = 8).

6.2.2 DDR SDRAM Output AC Timing Specifications

Table 14 and Table 15 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface.

Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode

At recommended operating conditions with GV_{DD} of 2.5 V \pm 5%.

Parameter	Symbol ¹	Min	Мах	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	t _{MCK}	6	10	ns	2
Skew between any MCK to ADDR/CMD 333 MHz 266 MHz 200 MHz	t _{AOSKEW}	-1000 -1100 -1200	200 300 400	ps	3
ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz 200 MHz	t _{DDKHAS}	2.8 3.45 4.6	_	ns	4
ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz 200 MHz	^t DDKHAX	2.0 2.65 3.8	_	ns	4
MCS(n) output setup with respect to MCK 333 MHz 266 MHz 200 MHz	t _{DDKHCS}	2.8 3.45 4.6	_	ns	4



Figure 6 provides the AC test load for the DDR bus.



Figure 6. DDR AC Test Load

Table 15. DDR SDRAM Measurement Conditions

Symbol	DDR	Unit	Notes
V _{TH}	MV _{REF} ± 0.31 V	V	1
V _{OUT}	$0.5 imes GV_{DD}$	V	2

Notes:

1. Data input threshold measurement point.

2. Data output measurement point.

7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8541E.

7.1 DUART DC Electrical Characteristics

Table 16 provides the DC electrical characteristics for the DUART interface of the MPC8541E.

Table 16. DUART DC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V _{IH}	$V_{OUT} \ge V_{OH}$ (min) or	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	$V_{OUT} \le V_{OL}$ (max)	-0.3	0.8	V
Input current	I _{IN}	V_{IN} ¹ = 0 V or V_{IN} = V_{DD}	-	±5	μA
High-level output voltage	V _{OH}	OV _{DD} = min, I _{OH} = −100 μA	OV _{DD} - 0.2	_	V
Low-level output voltage	V _{OL}	OV_{DD} = min, I _{OL} = 100 µA		0.2	V

Note:

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.



Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage 3.3 V	LV _{DD}	—		3.13	3.47	V
Output high voltage	V _{OH}	I _{OH} = -4.0 mA	$LV_{DD} = Min$	2.40	LV _{DD} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 4.0 mA	LV _{DD} = Min	GND	0.50	V
Input high voltage	V _{IH}	_	—	1.70	LV _{DD} + 0.3	V
Input low voltage	V _{IL}	_	—	-0.3	0.90	V
Input high current	IIH	$V_{IN}^{1} = LV_{DD}$		_	40	μΑ
Input low current	IIL	V _{IN} ¹ = GND		-600	—	μΑ

Table 18. GMII, MII, and TBI DC Electrical Characteristics

Note:

1. The symbol V_{IN} in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

Table 19. GMII, MII, RGMII RTBI, and TBI DC Electrical Characteristics

Parameters	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	LV _{DD}	2.37	2.63	V
Output high voltage (LV _{DD} = Min, $I_{OH} = -1.0$ mA)	V _{OH}	2.00	LV _{DD} + 0.3	V
Output low voltage (LV _{DD} = Min, I _{OL} = 1.0 mA)	V _{OL}	GND – 0.3	0.40	V
Input high voltage (LV _{DD} = Min)	V _{IH}	1.70	LV _{DD} + 0.3	V
Input low voltage (LV _{DD} = Min)	V _{IL}	-0.3	0.70	V
Input high current ($V_{IN}^{1} = LV_{DD}$)	I _{IH}	—	10	μA
Input low current (V _{IN} ¹ = GND)	۱ _{IL}	-15	_	μΑ

Note:

1. Note that the symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.



Ethernet: Three-Speed, MII Management

8.2.2.1 GMII Receive AC Timing Specifications

Table 21 provides the GMII receive AC timing specifications.

Table 21. GMII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
RX_CLK clock period	t _{GRX}	—	8.0	—	ns
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	40	—	60	%
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	—	—	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	^t GRDXKH	0.5	—	—	ns
RX_CLK clock rise and fall time	t _{GRXR} , t _{GRXF} ^{2,3}	_		1.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 8 provides the AC test load for TSEC.



Figure 8. TSEC AC Test Load

Figure 9 shows the GMII receive AC timing diagram.



Figure 9. GMII Receive AC Timing Diagram



8.2.5 RGMII and RTBI AC Timing Specifications

Table 26 presents the RGMII and RTBI AC timing specifications.

Table 26. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV_{DD} of 2.5 V ± 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	tskrgt ⁵	-500	0	500	ps
Data to clock input skew (at receiver) ²	t _{SKRGT}	1.0	-	2.8	ns
Clock cycle duration ³	t _{RGT} 6	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T ⁴	t _{RGTH} /t _{RGT} 6	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX 3	t _{RGTH} /t _{RGT} 6	40	50	60	%
Rise and fall times	t _{RGTR} ^{6,7} , t _{RGTF} ^{6,7}	—	—	0.75	ns

Notes:

 Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

The RGMII specification requires that PC board designer add 1.5 ns or greater in trace delay to the RX_CLK in order to meet this specification. However, as stated above, this device functions with only 1.0 ns of delay.

3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.

5. Guaranteed by characterization.

6. Guaranteed by design.

7. Signal timings are measured at 0.5 and 2.0 V voltage levels.



Ethernet: Three-Speed, MII Management





Figure 14. RGMII and RTBI AC Timing and Multiplexing Diagrams

8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC) (10/100/1000 Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 27.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	OV _{DD}	—		3.13	3.47	V
Output high voltage	V _{OH}	$I_{OH} = -1.0 \text{ mA}$ $LV_{DD} = Min$		2.10	LV _{DD} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA LV _{DD} = Min		GND	0.50	V
Input high voltage	V _{IH}	—		1.70	—	V
Input low voltage	V _{IL}	—		—	0.90	V

Table 27. MII Management DC Electrical Characteristics
--







Figure 17. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)



СРМ

10 CPM

This section describes the DC and AC electrical specifications for the CPM of the MPC8541E.

10.1 CPM DC Electrical Characteristics

Table 32 provides the DC electrical characteristics for the CPM.

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V _{IH}		2.0	3.465	V	1
Input low voltage	V _{IL}		GND	0.8	V	1, 2
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	_	V	1
Output low voltage	V _{OL}	l _{OL} = 8.0 mA	—	0.5	V	1
Output high voltage	V _{OH}	I _{OH} = -2.0 mA	2.4	—	V	1
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V	1

 Table 32. CPM DC Electrical Characteristics

10.2 CPM AC Timing Specifications

Table 33 and Table 34 provide the CPM input and output AC timing specifications, respectively.

NOTE: Rise/Fall Time on CPM Input Pins

It is recommended that the rise/fall time on CPM input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

Characteristic	Symbol ²	Min ³	Unit
FCC inputs—internal clock (NMSI) input setup time	t _{FIIVKH}	6	ns
FCC inputs—internal clock (NMSI) hold time	t _{FIIXKH}	0	ns
FCC inputs—external clock (NMSI) input setup time	t _{FEIVKH}	2.5	ns
FCC inputs—external clock (NMSI) hold time	t _{FEIXKH} b	2	ns
SPI inputs—internal clock (NMSI) input setup time	t _{NIIVKH}	6	ns
SPI inputs—internal clock (NMSI) input hold time	t _{NIIXKH}	0	ns
SPI inputs—external clock (NMSI) input setup time	t _{NEIVKH}	4	ns
SPI inputs—external clock (NMSI) input hold time	t _{NEIXKH}	2	ns
PIO inputs—input setup time	^t риvкн	8	ns

Table 33. CPM Input AC Timing Specifications ¹



СРМ

Figure 24 through Figure 29 represent the AC timing from Table 33 and Table 34. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 24 shows the FCC internal clock.



Figure 24. FCC Internal AC Timing Clock Diagram

Figure 25 shows the FCC external clock.



Figure 25. FCC External AC Timing Clock Diagram

Figure 26 shows Ethernet collision timing on FCCs.



Figure 26. Ethernet Collision AC Timing Diagram (FCC)



The following two tables are examples of I2C AC parameters at I2C clock value of 100k and 400k respectively.

Characterictic	Expression	Frequenc	y = 100 kHz	Unit
Characteristic	Expression	Min	Мах	Unit
SCL clock frequency (slave)	f _{SCL}	—	100	kHz
SCL clock frequency (master)	f _{SCL}	—	100	kHz
Bus free time between transmissions	t _{SDHDL}	4.7	—	μs
Low period of SCL	t _{SCLCH}	4.7	—	μs
High period of SCL	t _{SCHCL}	4	—	μs
Start condition setup time	t _{SCHDL}	2	—	μs
Start condition hold time	t _{SDLCL}	3	—	μs
Data hold time	t _{SCLDX}	2	—	μs
Data setup time	t _{SDVCH}	3	—	μs
SDA/SCL rise time	t _{SRISE}	—	1	μs
SDA/SCL fall time (master)	t _{SFALL}	_	303	ns
Stop condition setup time	t _{SCHDH}	2	_	μs

Table 36. CPM I2C Timing (f_{SCL}=100 kHz)

Table 37. CPM I2C Timing (f_{SCL}=400 kHz)

Characteristic	Expression	Frequency	Unit	
	Expression	Min	Мах	Onit
SCL clock frequency (slave)	f _{SCL}	—	400	kHz
SCL clock frequency (master)	f _{SCL}	—	400	kHz
Bus free time between transmissions	t _{SDHDL}	1.2	_	μs
Low period of SCL	t _{SCLCH}	1.2		μs
High period of SCL	t _{SCHCL}	1	—	μs
Start condition setup time	t _{SCHDL}	420	—	ns
Start condition hold time	t _{SDLCL}	630	—	ns
Data hold time	t _{SCLDX}	420	—	ns
Data setup time	t _{SDVCH}	630	—	ns
SDA/SCL rise time	t _{SRISE}	—	250	ns
SDA/SCL fall time	t _{SFALL}		75	ns
Stop condition setup time	t _{SCHDH}	420	_	ns



Figure 35 provides the test access port timing diagram.



Figure 35. Test Access Port Timing Diagram

12 I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the MPC8541E.

12.1 I²C DC Electrical Characteristics

Table 39 provides the DC electrical characteristics for the I^2C interface of the MPC8541E.

Table 39. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 5%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V _{IH}	$0.7 imes OV_{DD}$	OV _{DD} + 0.3	V	_
Input low voltage level	V _{IL}	-0.3	$0.3 imes OV_{DD}$	V	—
Low level output voltage	V _{OL}	0	$0.2 \times \text{OV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	t _{I2KLKV}	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 \times OV_{DD} and 0.9 \times OV_{DD}(max)	I	-10	10	μA	4
Capacitance for each I/O pin	CI	—	10	pF	—

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. C_B = capacitance of one bus line in pF.

3. Refer to the MPC8555E PowerQUICC[™] III Integrated Communications Processor Reference Manual for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ is switched off.



14.2 Mechanical Dimensions of the FC-PBGA

Figure 41 the mechanical dimensions and bottom surface nomenclature of the MPC8541E 783 FC-PBGA package.



Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is defined by the spherical crowns of the solder balls.
- 5. Capacitors may not be present on all devices.
- 6. Caution must be taken not to short capacitors or exposed metal capacitor pads on package top.
- 7. The socket lid must always be oriented to A1.



Package and Pin Listings

14.3 Pinout Listings

Table 43 provides the pin-out listing for the MPC8541E, 783 FC-PBGA package.

Table 43. MPC8541E Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	PCI1 and PCI2 (one 64-bit or two 32-bit)		·	
PCI1_AD[63:32], PCI2_AD[31:0]	AA14, AB14, AC14, AD14, AE14, AF14, AG14, AH14, V15, W15, Y15, AA15, AB15, AC15, AD15, AG15, AH15, V16, W16, AB16, AC16, AD16, AE16, AF16, V17, W17, Y17, AA17, AB17, AE17, AF17, AF18	I/O	OV _{DD}	17
PCI1_AD[31:0]	AH6, AD7, AE7, AH7, AB8, AC8, AF8, AG8, AD9, AE9, AF9, AG9, AH9, W10, Y10, AA10, AE11, AF11, AG11, AH11, V12, W12, Y12, AB12, AD12, AE12, AG12, AH12, V13, Y13, AB13, AC13	I/O	OV _{DD}	17
PCI_C_BE64[7:4] PCI2_C_BE[3:0]	AG13, AH13, V14, W14	I/O	OV _{DD}	17
PCI_C_BE64[3:0] PCI1_C_BE[3:0]	AH8, AB10, AD11, AC12	I/O	OV _{DD}	17
PCI1_PAR	AA11	I/O	OV _{DD}	_
PCI1_PAR64/PCI2_PAR	Y14	I/O	OV _{DD}	—
PCI1_FRAME	AC10	I/O	OV _{DD}	2
PCI1_TRDY	AG10	I/O	OV _{DD}	2
PCI1_IRDY	AD10	I/O	OV _{DD}	2
PCI1_STOP	V11	I/O	OV _{DD}	2
PCI1_DEVSEL	AH10	I/O	OV _{DD}	2
PCI1_IDSEL	AA9	I	OV _{DD}	—
PCI1_REQ64/PCI2_FRAME	AE13	I/O	OV _{DD}	5, 10
PCI1_ACK64/PCI2_DEVSEL	AD13	I/O	OV _{DD}	2
PCI1_PERR	W11	I/O	OV _{DD}	2
PCI1_SERR	Y11	I/O	OV _{DD}	2, 4
PCI1_REQ[0]	AF5	I/O	OV _{DD}	—
PCI1_REQ[1:4]	AF3, AE4, AG4, AE5	I	OV _{DD}	—
PCI1_GNT[0]	AE6	I/O	OV _{DD}	—
PCI1_GNT[1:4]	AG5, AH5, AF6, AG6	0	OV _{DD}	5, 9
PCI1_CLK	AH25	I	OV _{DD}	
PCI2_CLK	AH27	I	OV _{DD}	
PCI2_GNT[0]	AC18	I/O	OV _{DD}	—







Figure 46. Thermalloy #2328B Heat Sink-to-Ambient Thermal Resistance Versus Airflow Velocity

16.2.4.2 Case 2

Every system application has different conditions that the thermal management solution must solve. As an alternate example, assume that the air reaching the component is 85 °C with an approach velocity of 1 m/sec. For a maximum junction temperature of 105 °C at 8 W, the total thermal resistance of junction to case thermal resistance plus thermal interface material plus heat sink thermal resistance must be less than 2.5 °C/W. The value of the junction to case thermal resistance in Table 49 includes the thermal interface resistance of a thin layer of thermal grease as documented in footnote 4 of the table. Assuming that the heat sink is flat enough to allow a thin layer of grease or phase change material, then the heat sink must be less than 1.5 °C/W.

Millennium Electronics (MEI) has tooled a heat sink MTHERM-1051 for this requirement assuming a compactPCI environment at 1 m/sec and a heat sink height of 12 mm. The MEI solution is illustrated in Figure 47 and Figure 48. This design has several significant advantages:

- The heat sink is clipped to a plastic frame attached to the application board with screws or plastic inserts at the corners away from the primary signal routing areas.
- The heat sink clip is designed to apply the force holding the heat sink in place directly above the die at a maximum force of less than 10 lbs.
- For applications with significant vibration requirements, silicone damping material can be applied between the heat sink and plastic frame.



Thermal

The spring mounting should be designed to apply the force only directly above the die. By localizing the force, rocking of the heat sink is minimized. One suggested mounting method attaches a plastic fence to the board to provide the structure on which the heat sink spring clips. The plastic fence also provides the opportunity to minimize the holes in the printed-circuit board and to locate them at the corners of the package. Figure 47 and provide exploded views of the plastic fence, heat sink, and spring clip.



Figure 47. Exploded Views (1) of a Heat Sink Attachment using a Plastic Fence



Device Nomenclature

THIS PAGE INTENTIONALLY LEFT BLANK