# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.0GHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8541pxaqf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Selectable hardware-enforced coherency
- Selectable clock source (SYSCLK or independent PCI\_CLK)
- Power management
  - Fully static 1.2-V CMOS design with 3.3- and 2.5-V I/O
  - Supports power save modes: doze, nap, and sleep
  - Employs dynamic power management
  - Selectable clock source (sysclk or independent PCI\_CLK)
- System performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- System access port
  - Uses JTAG interface and a TAP controller to access entire system memory map
  - Supports 32-bit accesses to configuration registers
  - Supports cache-line burst accesses to main memory
  - Supports large block (4-Kbyte) uploads and downloads
  - Supports continuous bit streaming of entire block for fast upload and download
- IEEE Std 1149.1<sup>TM</sup>-compatible, JTAG boundary scan
- 783 FC-PBGA package

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8541E. The MPC8541E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.



**Power Characteristics** 

## **3** Power Characteristics

The estimated typical power dissipation for this family of PowerQUICC III devices is shown in Table 4.

CCB Frequency (MHz)	Core Frequency (MHz)	V <sub>DD</sub>	Typical Power <sup>(3)(4)</sup> (W)	Maximum Power <sup>(5)</sup> (W)
200	400	1.2	4.4	6.1
	500	1.2	4.7	6.5
	600	1.2	5.0	6.8
267	533	1.2	4.9	6.7
	667	1.2	5.4	7.2
	800	1.2	5.8	8.6
333	667	1.2	5.5	7.4
	833	1.2	6.0	8.8
	1000 <sup>(6)</sup>	1.3	9.0	12.2

#### Table 4. Power Dissipation<sup>(1) (2)</sup>

#### Notes:

1. The values do not include I/O supply power (OV\_DD, LV\_DD, GV\_DD) or AV\_DD.

2. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Any customer design must take these considerations into account to ensure the maximum 105 degrees junction temperature is not exceeded on this device.

3. Typical power is based on a nominal voltage of V<sub>DD</sub> = 1.2V, a nominal process, a junction temperature of T<sub>j</sub> = 105° C, and a Dhrystone 2.1 benchmark application.

- 4. Thermal solutions likely need to design to a value higher than Typical Power based on the end application, T<sub>A</sub> target, and I/O power
- 5. Maximum power is based on a nominal voltage of  $V_{DD}$  = 1.2V, worst case process, a junction temperature of  $T_j$  = 105° C, and an artificial smoke test.

6. The nominal recommended  $V_{DD}$  = 1.3V for this speed grade.

#### Notes:

- 1.
- 2.
- -.
- 3.
- 4.
- 5.
- 6.



#### DDR SDRAM

#### Table 14. DDR SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCS(n) output hold with respect to MCK 333 MHz 266 MHz 200 MHz	t <sub>DDKHCX</sub>	2.0 2.65 3.8	_	ns	4
MCK to MDQS 333 MHz 266 MHz 200 MHz	t <sub>ddkhmh</sub>	-0.9 -1.1 -1.2	0.3 0.5 0.6	ns	5
MDQ/MECC/MDM output setup with respect to MDQS 333 MHz 266 MHz 200 MHz	<sup>t</sup> ddkhds, <sup>t</sup> ddklds	900 900 1200	_	ps	6
MDQ/MECC/MDM output hold with respect to MDQS 333 MHz 266 MHz 200 MHz	<sup>t</sup> DDKHDX, <sup>t</sup> DDKLDX	900 900 1200	_	ps	6
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5 \times t_{\text{MCK}} - 0.9$	$-0.5  imes t_{MCK}$ +0.3	ns	7
MDQS epilogue end	t <sub>DDKLME</sub>	-0.9	0.3	ns	7

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
</sub>

- 2. All MCK/ $\overline{MCK}$  referenced measurements are made from the crossing of the two signals  $\pm 0.1$  V.
- In the source synchronous mode, MCK/MCK can be shifted in 1/4 applied cycle increments through the Clock Control Register. For the skew measurements referenced for t<sub>AOSKEW</sub> it is assumed that the clock adjustment is set to align the address/command valid with the rising edge of MCK.
- 4. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle. The MCSx pins are separated from the ADDR/CMD (address and command) bus in the HW spec. This was separated because the MCSx pins typically have different loadings than the rest of the address and command bus, even though they have the same timings.
- 5. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). In the source synchronous mode, MDQS can launch later than MCK by 0.3 ns at the maximum. However, MCK may launch later than MDQS by as much as 0.9 ns. t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. In source synchronous mode, this typically is set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the *MPC8555E PowerQUICC™ III Integrated Communications Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- 6. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8541E.
- 7. All outputs are referenced to the rising edge of MCK(n) at the pins of the MPC8541E. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.



Figure 6 provides the AC test load for the DDR bus.



Figure 6. DDR AC Test Load

Table 15. DDR SDRAM Measurement Conditions

Symbol	DDR	Unit	Notes
V <sub>TH</sub>	MV <sub>REF</sub> ± 0.31 V	V	1
V <sub>OUT</sub>	$0.5  imes GV_{DD}$	V	2

Notes:

1. Data input threshold measurement point.

2. Data output measurement point.

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8541E.

### 7.1 DUART DC Electrical Characteristics

Table 16 provides the DC electrical characteristics for the DUART interface of the MPC8541E.

Table 16. DUART DC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	$V_{OUT} \le V_{OL}$ (max)	-0.3	0.8	V
Input current	I <sub>IN</sub>	$V_{IN}$ <sup>1</sup> = 0 V or $V_{IN}$ = $V_{DD}$	-	±5	μA
High-level output voltage	V <sub>OH</sub>	OV <sub>DD</sub> = min, I <sub>OH</sub> = −100 μA	OV <sub>DD</sub> - 0.2	_	V
Low-level output voltage	V <sub>OL</sub>	$OV_{DD}$ = min, I <sub>OL</sub> = 100 µA		0.2	V

Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.



Ethernet: Three-Speed, MII Management





Figure 14. RGMII and RTBI AC Timing and Multiplexing Diagrams

### 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC) (10/100/1000 Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

### 8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 27.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	—		3.13	3.47	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -1.0 \text{ mA}$ $LV_{DD} = Min$		2.10	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 1.0 \text{ mA}$ $LV_{DD} = Min$		GND	0.50	V
Input high voltage	V <sub>IH</sub>	—		1.70	—	V
Input low voltage	V <sub>IL</sub>	_		—	0.90	V

Table 27. MII Management DC Electrical Characteristics
--



Local Bus

Figure 15 shows the MII management AC timing diagram.



Figure 15. MII Management Interface Timing Diagram

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8541E.

### 9.1 Local Bus DC Electrical Characteristics

Table 29 provides the DC electrical characteristics for the local bus interface.

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	V <sub>OUT</sub> ≤ V <sub>OL</sub> (max)	-0.3	0.8	V
Input current	I <sub>IN</sub>	$V_{IN}$ <sup>1</sup> = 0 V or $V_{IN}$ = $V_{DD}$	—	±5	μA
High-level output voltage	V <sub>OH</sub>	$OV_{DD} = min,$ $I_{OH} = -2mA$	OV <sub>DD</sub> -0.2	_	V
Low-level output voltage	V <sub>OL</sub>	OV <sub>DD</sub> = min, I <sub>OL</sub> = 2mA	—	0.2	V

#### Table 29. Local Bus DC Electrical Characteristics

#### Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.



Table 30. Local Bus General Timing Parameters—DLL Enabled (continued)

Parameter	Configuration <sup>7</sup>	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	$\overline{LWE[0:1]} = 00$	t <sub>LBKHOZ2</sub>	—	2.8	ns	5, 9
	$\overline{LWE[0:1]} = 11$ (default)			4.2		

Notes:

 The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to LSYNC\_IN for DLL enabled mode.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN for DLL enabled to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins LWE[0:1].
- Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.
- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

Table 31 describes the general timing parameters of the local bus interface of the MPC8541E with the DLL bypassed.

Table 31. Local Bus General Timing Parameters-	-DLL Bypassed
--	---------------

Parameter	Configuration <sup>7</sup>	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	_	t <sub>LBK</sub>	6.0	—	ns	2
Internal launch/capture clock to LCLK delay	—	t <sub>LBKHKT</sub>	1.8	3.4	ns	8
LCLK[n] skew to LCLK[m] or LSYNC_OUT	—	t <sub>LBKSKEW</sub>	_	150	ps	7, 9
Input setup to local bus clock (except LUPWAIT)	—	t <sub>LBIVKH1</sub>	5.2	—	ns	3, 4
LUPWAIT input setup to local bus clock	—	t <sub>LBIVKH2</sub>	5.1	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	_	t <sub>LBIXKH1</sub>	-1.3	_	ns	3, 4
LUPWAIT input hold from local bus clock	—	t <sub>LBIXKH2</sub>	-0.8	—	ns	3, 4
LALE output transition to LAD/LDP output transition (LATCH hold time)	—	t <sub>LBOTOT</sub>	1.5	—	ns	6
Local bus clock to output valid (except	<u>LWE[0:1]</u> = 00	t <sub>LBKLOV1</sub>	—	0.5	ns	3
LAD/LDP and LALE)	$\overline{\text{LWE}[0:1]} = 11 \text{ (default)}$			2.0		
Local bus clock to data valid for LAD/LDP	<u>LWE[0:1]</u> = 00	t <sub>LBKLOV2</sub>	—	0.7	ns	3
	$\overline{\text{LWE}[0:1]} = 11 \text{ (default)}$			2.2	Ĩ	



Parameter	Configuration <sup>7</sup>	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to address valid for LAD	LWE[0:1] = 00	t <sub>LBKLOV3</sub>	_	0.8	ns	3
	LWE[0:1]   = 11 (default)			2.3		
Output hold from local bus clock (except	LWE[0:1] = 00	t <sub>LBKLOX1</sub>	-2.7	_	ns	3
LAD/LDP and LALE)	LWE[0:1]   = 11 (default)		-1.8			
Output hold from local bus clock for LAD/LDP	LWE[0:1] = 00	t <sub>LBKLOX2</sub>	-2.7	_	ns	3
	LWE[0:1]   = 11 (default)		-1.8			
Local bus clock to output high Impedance	<u>LWE[0:1]</u> = 00	t <sub>LBKLOZ1</sub>		1.0	ns	5
(except LAD/LDP and LALE)	LWE[0:1]   = 11 (default)			2.4		
Local bus clock to output high impedance for	<u>LWE[0:1]</u> = 00	t <sub>LBKLOZ2</sub>		1.0	ns	5
	LWE[0:1] = 11 (default)			2.4		

#### Table 31. Local Bus General Timing Parameters—DLL Bypassed (continued)

#### Notes:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
  </sub>
- 2. All timings are in reference to LSYNC\_IN for DLL enabled mode.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of local bus clock for DLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins LWE[0:1].
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.
- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

Figure 16 provides the AC test load for the local bus.



Figure 16. Local Bus C Test Load







Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Bypass Mode)



Table 33. CPM Input AC Timing Specifications <sup>1</sup> (continued)

#### Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>FIIVKH</sub> symbolizes the FCC inputs internal timing (FI) with respect to the time the input signals (I) reaching the valid state (V) relative to the reference clock t<sub>FCC</sub> (K) going to the high (H) state or setup time.
- 3. PIO and TIMER inputs and outputs are asynchronous to SYSCLK or any other externally visible clock. PIO/TIMER inputs are internally synchronized to the CPM internal clock. PIO/TIMER outputs should be treated as asynchronous.

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
FCC outputs—internal clock (NMSI) delay	t <sub>FIKHOX</sub>	1	5.5	ns
FCC outputs—external clock (NMSI) delay	t <sub>FEKHOX</sub>	2	8	ns
SPI outputs—internal clock (NMSI) delay	t <sub>NIKHOX</sub>	0.5	10	ns
SPI outputs—external clock (NMSI) delay	t <sub>NEKHOX</sub>	2	8	ns
PIO outputs delay	t <sub>РІКНОХ</sub>	1	11	ns

#### Table 34. CPM Output AC Timing Specifications <sup>1</sup>

#### Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>FIKHOX</sub> symbolizes the FCC inputs internal timing (FI) for the time t<sub>FCC</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
  </sub>

Figure 23 provides the AC test load for the CPM.



Figure 23. CPM AC Test Load

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specification, Rev. 4.2

СРМ



СРМ

### 10.3 CPM I2C AC Specification

#### Table 35. I2C Timing

Characteristic	Expression	All Freque		Unit	
Characteristic	Expression	Min	Мах		
SCL clock frequency (slave)	f <sub>SCL</sub>	0	F <sub>MAX</sub> <sup>(1)</sup>	Hz	
SCL clock frequency (master)	f <sub>SCL</sub>	BRGCLK/16512	BRGCLK/48	Hz	
Bus free time between transmissions	t <sub>SDHDL</sub>	1/(2.2 * f <sub>SCL</sub> )	—	S	
Low period of SCL	t <sub>SCLCH</sub>	1/(2.2 * f <sub>SCL</sub> )	—	S	
High period of SCL	tSCHCL	1/(2.2 * f <sub>SCL</sub> )	—	S	
Start condition setup time <sup>2</sup>	tSCHDL	2/(divider * f <sub>SCL</sub> )	(2)	S	
Start condition hold time <sup>2</sup>	t <sub>SDLCL</sub>	3/(divider * f <sub>SCL</sub> )	—	S	
Data hold time <sup>2</sup>	t <sub>SCLDX</sub>	2/(divider * f <sub>SCL</sub> )	—	S	
Data setup time <sup>2</sup>	t <sub>SDVCH</sub>	3/(divider * f <sub>SCL</sub> )	—	S	
SDA/SCL rise time	t <sub>SRISE</sub>	—	1/(10 * f <sub>SCL</sub> )	S	
SDA/SCL fall time	t <sub>SFALL</sub>	—	1/(33 * f <sub>SCL</sub> )	S	
Stop condition setup time	t <sub>SCHDH</sub>	2/(divider * f <sub>SCL</sub> )	—	S	

#### Notes:

1.  $F_{MAX} = BRGCLK/(min_divider*prescale. Where prescaler=25-I2MODE[PDIV]; and min_divider=12 if digital filter disabled and 18 if enabled.$ 

Example #1: if I2MODE[PDIV]=11 (prescaler=4) and I2MODE[FLT]=0 (digital filter disabled) then FMAX=BRGCLK/48 Example #2: if I2MODE[PDIV]=00 (prescaler=32) and I2MODE[FLT]=1 (digital filter enabled) then FMAX=BRGCLK/576 2. divider = f<sub>SCL</sub>/prescaler.

In master mode: divider=BRGCLK/(f<sub>SCL</sub>\*prescaler)=2\*(I2BRG[DIV]+3)

In slave mode: divider=BRGCLK/(f<sub>SCL</sub>\*prescaler)



Figure 30. CPM I2C Bus Timing Diagram



Figure 31 provides the AC test load for TDO and the boundary-scan outputs of the MPC8541E.



Figure 31. AC Test Load for the JTAG Interface

Figure 32 provides the JTAG clock input timing diagram.



 $VM = Midpoint Voltage (OV_{DD}/2)$ 

#### Figure 32. JTAG Clock Input Timing Diagram

Figure 33 provides the TRST timing diagram.



Figure 33. TRST Timing Diagram

Figure 34 provides the boundary-scan timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)





Figure 16 provides the AC test load for the  $I^2C$ .



Figure 36. I<sup>2</sup>C AC Test Load

Figure 37 shows the AC timing diagram for the  $I^2C$  bus.



Figure 37. I<sup>2</sup>C Bus AC Timing Diagram

## 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8541E.

### **13.1 PCI DC Electrical Characteristics**

Table 41 provides the DC electrical characteristics for the PCI interface of the MPC8541E.

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	$V_{OUT} \le V_{OL}$ (max)	-0.3	0.8	V
Input current	I <sub>IN</sub>	$V_{IN}^2 = 0 V \text{ or } V_{IN} = V_{DD}$	—	±5	μA
High-level output voltage	V <sub>OH</sub>	OV <sub>DD</sub> = min, I <sub>OH</sub> = −100 μA	OV <sub>DD</sub> – 0.2	_	V
Low-level output voltage	V <sub>OL</sub>	$OV_{DD} = min,$ $I_{OL} = 100 \ \mu A$		0.2	V

Table 41. PCI DC Electrical Characteristics <sup>1</sup>

#### Notes:

1. Ranges listed do not meet the full range of the DC specifications of the PCI 2.2 Local Bus Specifications.

2. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.



Clocking

### 15.3 e500 Core PLL Ratio

Table 47 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This ratio is determined by the binary value of LALE and LGPL2 at power up, as shown in Table 47.

Binary Value of LALE, LGPL2 Signals	Ratio Description
00	2:1 e500 core:CCB
01	5:2 e500 core:CCB
10	3:1 e500 core:CCB
11	7:2 e500 core:CCB

#### Table 47. e500 Core to CCB Ratio

### 15.4 Frequency Options

Table 48 shows the expected frequency values for the platform frequency when using a CCB to SYSCLK ratio in comparison to the memory bus speed.

#### Table 48. Frequency Options with Respect to Memory Bus Speeds

CCB to SYSCLK Ratio	SYSCLK (MHz)								
	17	25	33	42	67	83	100	111	133
				Platform/	CCB Frequ	ency (MHz)			
2							200	222	267
3					200	250	300	333	
4					267	333		•	<u>.</u>
5				208	333		1		
6			200	250		4			
8		200	267	333					
9		225	300		-				
10	1	250	333	1					
12	200	300		-					
16	267		-						



Chanhassen, MN 55317 Internet: www.bergquistcompany.com Thermagon Inc. 4707 Detroit Ave. Cleveland, OH 44102 Internet: www.thermagon.com

888-246-9050

### 16.2.4 Heat Sink Selection Examples

The following section provides a heat sink selection example using one of the commercially available heat sinks.

### 16.2.4.1 Case 1

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_J = T_I + T_R + (\theta_{JC} + \theta_{INT} + \theta_{SA}) \times P_D$$

where

 $T_J$  is the die-junction temperature

T<sub>I</sub> is the inlet cabinet ambient temperature

 $T_R$  is the air temperature rise within the computer cabinet

 $\theta_{IC}$  is the junction-to-case thermal resistance

 $\theta_{INT}$  is the adhesive or interface material thermal resistance

 $\theta_{SA}$  is the heat sink base-to-ambient thermal resistance

 $P_D$  is the power dissipated by the device. See Table 4 and Table 5.

During operation the die-junction temperatures  $(T_J)$  should be maintained within the range specified in Table 2. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature  $(T_A)$  may range from 30° to 40°C. The air temperature rise within a cabinet  $(T_R)$  may be in the range of 5° to 10°C. The thermal resistance of some thermal interface material ( $\theta_{INT}$ ) may be about 1°C/W. For the purposes of this example, the  $\theta_{JC}$  value given in Table 49 that includes the thermal grease interface and is documented in note 4 is used. If a thermal pad is used,  $\theta_{INT}$  must be added.

Assuming a T<sub>I</sub> of 30°C, a T<sub>R</sub> of 5°C, a FC-PBGA package  $\theta_{JC} = 0.96$ , and a power consumption (P<sub>D</sub>) of 8.0 W, the following expression for T<sub>J</sub> is obtained:

Die-junction temperature:  $T_J = 30^{\circ}C + 5^{\circ}C + (0.96^{\circ}C/W + \theta_{SA}) \times 8.0 W$ 

The heat sink-to-ambient thermal resistance ( $\theta_{SA}$ ) versus airflow velocity for a Thermalloy heat sink #2328B is shown in Figure 46.

Assuming an air velocity of 2 m/s, we have an effective  $\theta_{SA+}$  of about 3.3°C/W, thus

 $T_{\rm J} = 30^{\circ}\text{C} + 5^{\circ}\text{C} + (0.96^{\circ}\text{C/W} + 3.3^{\circ}\text{C/W}) \times 8.0 \text{ W},$ 

resulting in a die-junction temperature of approximately 69°C which is well within the maximum operating temperature of the component.

# NP

#### System Design Information

When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .



Figure 50. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2)) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

Table 50 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R <sub>N</sub>	43 Target	25 Target	20 Target	Z <sub>0</sub>	Ω
R <sub>P</sub>	43 Target	25 Target	20 Target	Z <sub>0</sub>	Ω
Differential	NA	NA	NA	Z <sub>DIFF</sub>	Ω

Table 50	Impedance	Characteristics
----------	-----------	-----------------

**Note:** Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .



### 17.6 Configuration Pin Multiplexing

The MPC8541E provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately  $20 \text{ k}\Omega$ . This value should permit the  $4.7\text{-k}\Omega$  resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform/system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

### 17.7 Pull-Up Resistor Requirements

The MPC8541E requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 52. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion give unpredictable results.

TSEC1\_TXD[3:0] must not be pulled low during reset. Some PHY chips have internal pulldowns that could cause this to happen. If such PHY chips are used, then a pullup must be placed on these signals strong enough to restore these signals to a logical 1 during reset.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

### 17.8 JTAG Configuration Signals

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the Power Architecture. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP) function.



System Design Information



#### Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

#### Figure 52. JTAG Interface Connection



Device Nomenclature

## **19 Device Nomenclature**

Ordering information for the parts fully covered by this specification document is provided in Section 19.1, "Nomenclature of Parts Fully Addressed by this Document."

### **19.1** Nomenclature of Parts Fully Addressed by this Document

Table 52 provides the Freescale part numbering nomenclature for the MPC8541E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

MPC	nnnn		t	рр	aa	а	r
Product Code	Part Identifier	Encryption Acceleration	Temperature Range <sup>1</sup>	Package <sup>2</sup>	Processor Frequency <sup>3</sup>	Platform Frequency	Revision Level <sup>4</sup>
MPC	8541	Blank = not included E = included	Blank = 0 to 105°C C = -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (lead free)	AJ = 533 MHz AK = 600 MHz AL = 667 MHz AP = 833 MHz AQ = 1000 MHZ	D = 266 MHz E = 300 MHz F = 333 MHz	

#### Table 52. Part Numbering Nomenclature

Notes:

1. For Temperature Range=C, Processor Frequency is limited to 667 MHz with a Platform Frequency selector of 333 MHz, Processor Frequency is limited to 533 MHz with a Platform Frequency selector of 266 MHz.

2. See Section 14, "Package and Pin Listings," for more information on available package types.

 Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.

4. Contact you local Freescale field applications engineer (FAE).



**Device Nomenclature** 

#### THIS PAGE INTENTIONALLY LEFT BLANK