E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 1.0GHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR, SDRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | - |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 783-BBGA, FCBGA |
| Supplier Device Package | 783-FCPBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8541vtaqf |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- SRAM operation supports relocation and is byte-accessible
- Cache mode supports instruction caching, data caching, or both
- External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing).
- Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
- Supports locking the entire cache or selected lines
 - Individual line locks set and cleared through Book E instructions or by externally mastered transactions
- Global locking and flash clearing done through writes to L2 configuration registers
- Instruction and data locks can be flash cleared separately
- Read and write buffering for internal bus accesses
- Address translation and mapping unit (ATMU)
 - Eight local access windows define mapping within local 32-bit address space
 - Inbound and outbound ATMUs map to larger external address spaces
 - Three inbound windows plus a configuration window on PCI
 - Four inbound windows
 - Four outbound windows plus default translation for PCI
- DDR memory controller
 - Programmable timing supporting first generation DDR SDRAM
 - 64-bit data interface, up to MHz data rate
 - Four banks of memory supported, each up to 1 Gbyte
 - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
 - Full ECC support
 - Page mode support (up to 16 simultaneous open pages)
 - Contiguous or discontiguous memory mapping
 - Sleep mode support for self refresh DDR SDRAM
 - Supports auto refreshing
 - On-the-fly power management using CKE signal
 - Registered DIMM support
 - Fast memory access via JTAG port
 - 2.5-V SSTL2 compatible I/O
- Programmable interrupt controller (PIC)
 - Programming model is compliant with the OpenPIC architecture
 - Supports 16 programmable interrupt and processor task priority levels
 - Supports 12 discrete external interrupts
 - Supports 4 message interrupts with 32-bit messages
 - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller



Power Characteristics

3 Power Characteristics

The estimated typical power dissipation for this family of PowerQUICC III devices is shown in Table 4.

| CCB Frequency (MHz) | Core Frequency (MHz) | V _{DD} | Typical Power ⁽³⁾⁽⁴⁾ (W) | Maximum Power ⁽⁵⁾ (W) |
|---------------------|----------------------|-----------------|-------------------------------------|----------------------------------|
| 200 | 400 | 1.2 | 4.4 | 6.1 |
| | 500 | 1.2 | 4.7 | 6.5 |
| | 600 | 1.2 | 5.0 | 6.8 |
| 267 | 533 | 1.2 | 4.9 | 6.7 |
| | 667 | 1.2 | 5.4 | 7.2 |
| | 800 | 1.2 | 5.8 | 8.6 |
| 333 | 667 | 1.2 | 5.5 | 7.4 |
| | 833 | 1.2 | 6.0 | 8.8 |
| | 1000 ⁽⁶⁾ | 1.3 | 9.0 | 12.2 |

Table 4. Power Dissipation^{(1) (2)}

Notes:

1. The values do not include I/O supply power (OV_DD, LV_DD, GV_DD) or AV_DD.

2. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Any customer design must take these considerations into account to ensure the maximum 105 degrees junction temperature is not exceeded on this device.

3. Typical power is based on a nominal voltage of V_{DD} = 1.2V, a nominal process, a junction temperature of T_j = 105° C, and a Dhrystone 2.1 benchmark application.

- 4. Thermal solutions likely need to design to a value higher than Typical Power based on the end application, T_A target, and I/O power
- 5. Maximum power is based on a nominal voltage of V_{DD} = 1.2V, worst case process, a junction temperature of T_j = 105° C, and an artificial smoke test.

6. The nominal recommended V_{DD} = 1.3V for this speed grade.

Notes:

- 1.
- 2.
- -.
- 3.
- 4.
- 5.
- 6.



Ethernet: Three-Speed, MII Management

8.2.3.2 MII Receive AC Timing Specifications

Table 23 provides the MII receive AC timing specifications.

Table 23. MII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} of 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|--|------|-----|-----|------|
| RX_CLK clock period 10 Mbps | t _{MRX} 2 | _ | 400 | _ | ns |
| RX_CLK clock period 100 Mbps | t _{MRX} | | 40 | — | ns |
| RX_CLK duty cycle | t _{MRXH} /t _{MRX} | 35 | — | 65 | % |
| RXD[3:0], RX_DV, RX_ER setup time to RX_CLK | t _{MRDVKH} | 10.0 | — | — | ns |
| RXD[3:0], RX_DV, RX_ER hold time to RX_CLK | t _{MRDXKH} | 10.0 | — | — | ns |
| RX_CLK clock rise and fall time | t _{MRXR} , t _{MRXF} ^{2,3} | 1.0 | — | 4.0 | ns |

Notes:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 11 shows the MII receive AC timing diagram.



Figure 11. MII Receive AC Timing Diagram



8.2.5 RGMII and RTBI AC Timing Specifications

Table 26 presents the RGMII and RTBI AC timing specifications.

Table 26. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV_{DD} of 2.5 V ± 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|---|------|-----|------|------|
| Data to clock output skew (at transmitter) | tskrgt ⁵ | -500 | 0 | 500 | ps |
| Data to clock input skew (at receiver) ² | t _{SKRGT} | 1.0 | - | 2.8 | ns |
| Clock cycle duration ³ | t _{RGT} 6 | 7.2 | 8.0 | 8.8 | ns |
| Duty cycle for 1000Base-T ⁴ | t _{RGTH} /t _{RGT} 6 | 45 | 50 | 55 | % |
| Duty cycle for 10BASE-T and 100BASE-TX 3 | t _{RGTH} /t _{RGT} 6 | 40 | 50 | 60 | % |
| Rise and fall times | t _{RGTR} ^{6,7} , t _{RGTF} ^{6,7} | — | — | 0.75 | ns |

Notes:

 Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

The RGMII specification requires that PC board designer add 1.5 ns or greater in trace delay to the RX_CLK in order to meet this specification. However, as stated above, this device functions with only 1.0 ns of delay.

3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.

5. Guaranteed by characterization.

6. Guaranteed by design.

7. Signal timings are measured at 0.5 and 2.0 V voltage levels.



Ethernet: Three-Speed, MII Management





Figure 14. RGMII and RTBI AC Timing and Multiplexing Diagrams

8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 8.1, "Three-Speed Ethernet Controller (TSEC) (10/100/1000 Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 27.

| Parameter | Symbol | Conditions | | Min | Мах | Unit |
|------------------------|------------------|---------------------------|------------------------|------|------------------------|------|
| Supply voltage (3.3 V) | OV _{DD} | _ | | 3.13 | 3.47 | V |
| Output high voltage | V _{OH} | I _{OH} = -1.0 mA | $LV_{DD} = Min$ | 2.10 | LV _{DD} + 0.3 | V |
| Output low voltage | V _{OL} | I _{OL} = 1.0 mA | LV _{DD} = Min | GND | 0.50 | V |
| Input high voltage | V _{IH} | — | | 1.70 | — | V |
| Input low voltage | V _{IL} | _ | | — | 0.90 | V |

| Table 27. MII Management DC Electrical Characteristics |
|--|
|--|



9.2 Local Bus AC Electrical Specifications

Table 30 describes the general timing parameters of the local bus interface of the MPC8541E with the DLL enabled.

| Parameter | Configuration ⁷ | Symbol ¹ | Min | Max | Unit | Notes |
|---|--------------------------------|----------------------|-----|-----|------|---------|
| Local bus cycle time | | t _{LBK} | 6.0 | — | ns | 2 |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT | | t _{LBKSKEW} | — | 150 | ps | 7, 9 |
| Input setup to local bus clock (except LUPWAIT) | | t _{LBIVKH1} | 1.8 | — | ns | 3, 4, 8 |
| LUPWAIT input setup to local bus clock | | t _{LBIVKH2} | 1.7 | — | ns | 3, 4 |
| Input hold from local bus clock (except LUPWAIT) | | t _{LBIXKH1} | 0.5 | — | ns | 3, 4, 8 |
| LUPWAIT input hold from local bus clock | | t _{LBIXKH2} | 1.0 | — | ns | 3, 4 |
| LALE output transition to LAD/LDP output transition (LATCH hold time) | | t _{LBOTOT} | 1.5 | — | ns | 6 |
| Local bus clock to output valid (except | <u>LWE[0:1]</u> = 00 | t _{LBKHOV1} | — | 2.3 | ns | 3, 8 |
| LAD/LDP and LALE) | <u>LWE[0:1]</u> = 11 (default) | | | 3.8 | | |
| Local bus clock to data valid for LAD/LDP | <u>LWE[0:1]</u> = 00 | t _{LBKHOV2} | — | 2.5 | ns | 3, 8 |
| | <u>LWE[0:1]</u> = 11 (default) | | | 4.0 | | |
| Local bus clock to address valid for LAD | <u>LWE[0:1]</u> = 00 | t _{LBKHOV3} | — | 2.6 | ns | 3, 8 |
| | <u>LWE[0:1]</u> = 11 (default) | | | 4.1 | | |
| Output hold from local bus clock (except | <u>LWE[0:1]</u> = 00 | t _{LBKHOX1} | 0.7 | — | ns | 3, 8 |
| LAD/LDP and LALE) | <u>LWE[0:1]</u> = 11 (default) | | 1.6 | | | |
| Output hold from local bus clock for | <u>LWE[0:1]</u> = 00 | t _{LBKHOX2} | 0.7 | — | ns | 3, 8 |
| | <u>LWE[0:1]</u> = 11 (default) | | 1.6 | | | |
| Local bus clock to output high Impedance | <u>LWE[0:1]</u> = 00 | t _{LBKHOZ1} | — | 2.8 | ns | 5, 9 |
| (except LAD/LDP and LALE) | <u>LWE[0:1]</u> = 11 (default) | | | 4.2 | | |

Table 30. Local Bus General Timing Parameters—DLL Enabled







Figure 20. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)







Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Bypass Mode)



СРМ

Figure 24 through Figure 29 represent the AC timing from Table 33 and Table 34. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 24 shows the FCC internal clock.



Figure 24. FCC Internal AC Timing Clock Diagram

Figure 25 shows the FCC external clock.



Figure 25. FCC External AC Timing Clock Diagram

Figure 26 shows Ethernet collision timing on FCCs.



Figure 26. Ethernet Collision AC Timing Diagram (FCC)



The following two tables are examples of I2C AC parameters at I2C clock value of 100k and 400k respectively.

| Characteristic | Expression | Frequenc | y = 100 kHz | Unit |
|-------------------------------------|--------------------|----------|-------------|------|
| Characteristic | Expression | Min | | Unit |
| SCL clock frequency (slave) | f _{SCL} | — | 100 | kHz |
| SCL clock frequency (master) | f _{SCL} | — | 100 | kHz |
| Bus free time between transmissions | t _{SDHDL} | 4.7 | — | μs |
| Low period of SCL | t _{SCLCH} | 4.7 | — | μs |
| High period of SCL | t _{SCHCL} | 4 | — | μs |
| Start condition setup time | t _{SCHDL} | 2 | — | μs |
| Start condition hold time | t _{SDLCL} | 3 | — | μs |
| Data hold time | t _{SCLDX} | 2 | — | μs |
| Data setup time | t _{SDVCH} | 3 | — | μs |
| SDA/SCL rise time | t _{SRISE} | — | 1 | μs |
| SDA/SCL fall time (master) | t _{SFALL} | _ | 303 | ns |
| Stop condition setup time | t _{SCHDH} | 2 | _ | μs |

Table 36. CPM I2C Timing (f_{SCL}=100 kHz)

Table 37. CPM I2C Timing (f_{SCL}=400 kHz)

| Characteristic | Expression | Frequency | = 400 kHz | Unit |
|-------------------------------------|--------------------|-----------|-----------|------|
| | Expression | Min | Мах | Onit |
| SCL clock frequency (slave) | f _{SCL} | — | 400 | kHz |
| SCL clock frequency (master) | f _{SCL} | — | 400 | kHz |
| Bus free time between transmissions | t _{SDHDL} | 1.2 | _ | μs |
| Low period of SCL | t _{SCLCH} | 1.2 | | μs |
| High period of SCL | t _{SCHCL} | 1 | — | μs |
| Start condition setup time | t _{SCHDL} | 420 | — | ns |
| Start condition hold time | t _{SDLCL} | 630 | — | ns |
| Data hold time | t _{SCLDX} | 420 | — | ns |
| Data setup time | t _{SDVCH} | 630 | — | ns |
| SDA/SCL rise time | t _{SRISE} | — | 250 | ns |
| SDA/SCL fall time | t _{SFALL} | | 75 | ns |
| Stop condition setup time | t _{SCHDH} | 420 | _ | ns |



Package and Pin Listings

Table 43. MPC8541E Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|----------------|----------------------------------|----------|------------------|----------|
| TSEC2_CRS | D9 | I | LV _{DD} | — |
| TSEC2_COL | F8 | I | LV _{DD} | — |
| TSEC2_RXD[7:0] | F9, E9, C9, B9, A9, H9, G10, F10 | I | LV _{DD} | — |
| TSEC2_RX_DV | H8 | I | LV _{DD} | — |
| TSEC2_RX_ER | A8 | I | LV _{DD} | — |
| TSEC2_RX_CLK | E10 | I | LV _{DD} | — |
| | DUART | | | |
| UART_CTS[0,1] | Y2, Y3 | I | OV _{DD} | — |
| UART_RTS[0,1] | Y1, AD1 | 0 | OV _{DD} | — |
| UART_SIN[0,1] | P11, AD5 | I | OV _{DD} | — |
| UART_SOUT[0,1] | N6, AD2 | 0 | OV _{DD} | — |
| | I ² C interface | | | |
| IIC_SDA | AH22 | I/O | OV _{DD} | 4, 19 |
| IIC_SCL | AH23 | I/O | OV _{DD} | 4, 19 |
| | System Control | | | 4 |
| HRESET | AH16 | I | OV _{DD} | — |
| HRESET_REQ | AG20 | 0 | OV _{DD} | 18 |
| SRESET | AF20 | I | OV _{DD} | — |
| CKSTP_IN | M11 | I | OV _{DD} | - |
| CKSTP_OUT | G1 | 0 | OV _{DD} | 2, 4 |
| | Debug | | | |
| TRIG_IN | N12 | I | OV _{DD} | — |
| TRIG_OUT/READY | G2 | 0 | OV _{DD} | 6, 9, 18 |
| MSRCID[0:1] | J9, G3 | 0 | OV _{DD} | 5, 6, 9 |
| MSRCID[2:3] | F3, F5 | 0 | OV _{DD} | 6 |
| MSRCID4 | F2 | 0 | OV _{DD} | 6 |
| MDVAL | F4 | 0 | OV _{DD} | 6 |
| | Clock | | | · |
| SYSCLK | AH21 | I | OV _{DD} | |
| RTC | AB23 | | OV _{DD} | <u> </u> |
| CLK_OUT | AF22 | 0 | OV _{DD} | |



Package and Pin Listings

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-------------------|--|--|-------------------|-------|
| GND | A12, A17, B3, B14, B20, B26, B27, C2, C4, C11,C17, C19, C22, C27, D8, E3, E12, E24, F11, F18, F23, G9, G12, G25, H4, H12, H14, H17, H20, H22, H27, J19, J24, K5, K9, K18, K23, K28, L6, L20, L25, M4, M12, M14, M16, M22, M27, N2, N13, N15, N17, P12, P14, P16, P23, R13, R15, R17, R20, R26, T3, T8, T10, T12, T14, T16, U6, U13, U15, U16, U17, U21, V7, V10, V26, W5, W18, W23, Y8, Y16, AA6, AA13, AB4, AB11, AB19, AC6, AC9, AD3, AD8, AD17, AF2, AF4, AF10, AF13, AF15, AF27, AG3, AG7 | _ | _ | _ |
| GV _{DD} | A14, A20, A25, A26, A27, A28, B17, B22, B28, C12, C28, D16, D19, D21, D24, D28, E17, E22, F12, F15, F19, F25, G13, G18, G20, G23, G28, H19, H24, J12, J17, J22, J27, K15, K20, K25, L13, L23, L28, M25, N21 | Power for DDR DRAM I/O Voltage (2.5 V) | GV _{DD} | _ |
| LV _{DD} | A4, C5, E7, H10 | Reference Voltage; Three-Speed Ethernet I/O (2.5 V, 3.3 V) | LV _{DD} | _ |
| MV _{REF} | N27 | Reference Voltage Signal; DDR | MV _{REF} | _ |
| No Connects | AA24, AA25, AA3, AA4, AA7 AA8, AB24, AB25, AC24, AC25, AD23, AD24, AD25, AE23, AE24, AE25, AE26, AE27, AF24, AF25, H1, H2, J1, J2, J3, J4, J5, J6, M1, N1, N10, N11, N4, N5, N7, N8, N9, P10, P8, P9, R10, R11, T24, T25, U24, U25, V24, V25, W24, W25, W9, Y24, Y25, Y5, Y6, Y9, AH26, AH28, AG28, AH1, AG1, AH2, B1, B2, A2, A3 | _ | _ | 16 |
| OV _{DD} | D1, E4, H3, K4, K10, L7, M5, N3, P22, R19, R25, T2, T7, U5, U20, U26, V8, W4, W13, W19, W21, Y7, Y23, AA5, AA12, AA16, AA20, AB7, AB9, AB26, AC5, AC11, AC17, AD4, AE1, AE8, AE10, AE15, AF7, AF12, AG27, AH4 | PCI, 10/100 Ethernet, and other Standard (3.3 V) | OV _{DD} | _ |
| RESERVED | C1, T11, U11, AF1 | — | _ | 15 |
| SENSEVDD | L12 | Power for Core (1.2 V) | V _{DD} | 13 |
| SENSEVSS | K12 | — | _ | 13 |
| V _{DD} | M13, M15, M17, N14, N16, P13, P15, P17, R12, R14, R16, T13, T15, T17, U12, U14 | Power for Core (1.2 V) | V _{DD} | |
| | СРМ | | | |
| PA[8:31] | J7, J8, K8, K7, K6, K3, K2, K1, L1, L2, L3, L4, L5, L8, L9, L10, L11, M10, M9, M8, M7, M6, M3, M2 | I/O | OV _{DD} | |

Table 43. MPC8541E Pinout Listing (continued)



15.2 Platform/System PLL Ratio

The platform clock is the clock that drives the L2 cache, the DDR SDRAM data rate, and the e500 core complex bus (CCB), and is also called the CCB clock. The values are determined by the binary value on LA[28:31] at power up, as shown in Table 46.

There is no default for this PLL ratio; these signals must be pulled to the desired values.

For specifications on the PCI_CLK, refer to the PCI 2.2 Specification.

| Binary Value of LA[28:31] Signals | Ratio Description |
|--------------------------------------|--|
| 0000 | 16:1 ratio CCB clock: SYSCLK (PCI bus) |
| 0001 | Reserved |
| 0010 | 2:1 ratio CCB clock: SYSCLK (PCI bus) |
| 0011 | 3:1 ratio CCB clock: SYSCLK (PCI bus) |
| 0100 | 4:1 ratio CCB clock: SYSCLK (PCI bus) |
| 0101 | 5:1 ratio CCB clock: SYSCLK (PCI bus) |
| 0110 | 6:1 ratio CCB clock: SYSCLK (PCI bus) |
| 0111 | Reserved |
| 1000 | 8:1 ratio CCB clock: SYSCLK (PCI bus) |
| 1001 | 9:1 ratio CCB clock: SYSCLK (PCI bus) |
| 1010 | 10:1 ratio CCB clock: SYSCLK (PCI bus) |
| 1011 | Reserved |
| 1100 | 12:1 ratio CCB clock: SYSCLK (PCI bus) |
| 1101 | Reserved |
| 1110 | Reserved |
| 1111 | Reserved |

| Table | 46. | CCB | Clock | Ratio |
|-------|-----------------|-----|-------|-------|
| Table | 4 0. | 000 | Olock | nauo |



Thermal

The spring mounting should be designed to apply the force only directly above the die. By localizing the force, rocking of the heat sink is minimized. One suggested mounting method attaches a plastic fence to the board to provide the structure on which the heat sink spring clips. The plastic fence also provides the opportunity to minimize the holes in the printed-circuit board and to locate them at the corners of the package. Figure 47 and provide exploded views of the plastic fence, heat sink, and spring clip.



Figure 47. Exploded Views (1) of a Heat Sink Attachment using a Plastic Fence



| ltem No | QTY | MEI PN | Description |
|---------|-----|-------------|-----------------------|
| 1 | 1 | MFRAME-2000 | HEATSINK FRAME |
| 2 | 1 | MSNK-1120 | EXTRUDED HEATSINK |
| 3 | 1 | MCLIP-1013 | CLIP |
| 4 | 4 | MPPINS-1000 | FRAME ATTACHMENT PINS |



Illustrative source provided by Millennium Electronics (MEI) Figure 48. Exploded Views (2) of a Heat Sink Attachment using a Plastic Force

The die junction-to-ambient and the heat sink-to-ambient thermal resistances are common figure-of-merits used for comparing the thermal performance of various microelectronic packaging technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final die-junction operating temperature is not only a function of the component-level thermal resistance, but the system level design and its operating conditions. In addition to the component's power consumption, a number of factors affect the final operating die-junction temperature: airflow, board population (local heat flux of adjacent components), system air temperature rise, altitude, etc.

Due to the complexity and the many variations of system-level boundary conditions for today's microelectronic equipment, the combined effects of the heat transfer mechanisms (radiation convection and conduction) may vary widely. For these reasons, we recommend using conjugate heat transfer models for the boards, as well as, system-level designs.



System Design Information

17 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8541E.

17.1 System Clocking

The MPC8541E includes five PLLs.

- 1. The platform PLL (AV_{DD}1) generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 15.2, "Platform/System PLL Ratio."
- 2. The e500 Core PLL (AV_{DD}2) generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 15.3, "e500 Core PLL Ratio."
- 3. The CPM PLL (AV_{DD} 3) is slaved to the platform clock and is used to generate clocks used internally by the CPM block. The ratio between the CPM PLL and the platform clock is fixed and not under user control.
- 4. The PCI1 PLL ($AV_{DD}4$) generates the clocking for the first PCI bus.
- 5. The PCI2 PLL (AV_{DD}5) generates the clock for the second PCI bus.

17.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD}1, AV_{DD}2, AV_{DD}3, AV_{DD}4, and AV_{DD}5 respectively). The AV_{DD} level should always be equivalent to V_{DD}, and preferably these voltages are derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in Figure 49, one to each of the five AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of the 783 FC-PBGA footprint, without the inductance of vias.

NP

System Design Information

When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.



Figure 50. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = 1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V_1/R_{source}$.

Table 50 summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal OV_{DD} , 105°C.

| Impedance | Local Bus, Ethernet, DUART, Control, Configuration, Power Management | PCI | DDR DRAM | Symbol | Unit |
|----------------|---|-----------|-----------|-------------------|------|
| R _N | 43 Target | 25 Target | 20 Target | Z ₀ | Ω |
| R _P | 43 Target | 25 Target | 20 Target | Z ₀ | Ω |
| Differential | NA | NA | NA | Z _{DIFF} | Ω |

| Table 50 | Impedance | Characteristics |
|----------|-----------|-----------------|
|----------|-----------|-----------------|

Note: Nominal supply voltages. See Table 1, $T_i = 105^{\circ}C$.



System Design Information



Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10 Ω resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed or removed.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

Figure 52. JTAG Interface Connection



Device Nomenclature

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE 802.3 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2008. All rights reserved.

Document Number: MPC8541EEC Rev. 4.2 1/2008



