



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8541pxalf">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8541pxalf</a>

# 1 Overview

The following section provides a high-level overview of the MPC8541E features. Figure 1 shows the major functional units within the MPC8541E.




Figure 1. MPC8541E Block Diagram

## 1.1 Key Features

The following lists an overview of the MPC8541E feature set.

- Embedded e500 Book E-compatible core
  - High-performance, 32-bit Book E-enhanced core that implements the PowerPC architecture
  - Dual-issue superscalar, 7-stage pipeline design
  - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection
  - Lockable L1 caches—entire cache or on a per-line basis
  - Separate locking for instructions and data
  - Single-precision floating-point operations
  - Memory management unit especially designed for embedded applications
  - Enhanced hardware and software debug support
  - Dynamic power management
  - Performance monitor facility

- Four global high resolution timers/counters that can generate interrupts
- Supports additional internal interrupt sources
- Supports fully nested interrupt delivery
- Interrupts can be routed to external pin for external processing
- Interrupts can be routed to the e500 core's standard or critical interrupt inputs
- Interrupt summary registers allow fast identification of interrupt source
- Two I<sup>2</sup>C controllers (one is contained within the CPM, the other is a stand-alone controller which is not part of the CPM)
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via the stand-alone I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- DUART
  - Two 4-wire interfaces (RXD, TXD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 166 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Two Three-speed (10/100/1000)Ethernet controllers (TSECs)
  - Dual IEEE 802.3, 802.3u, 802.3x, 802.3z AC compliant controllers
  - Support for Ethernet physical interfaces:
    - 10/100/1000 Mbps IEEE 802.3 GMII
    - 10/100 Mbps IEEE 802.3 MII
    - 10 Mbps IEEE 802.3 MII

## 4.3 Real Time Clock Timing

Table 8 provides the real time clock (RTC) AC timing specifications.

**Table 8. RTC AC Timing Specifications**

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
RTC clock high time	$t_{RTCH}$	2 x $t_{CCB\_CLK}$	—	—	ns	—
RTC clock low time	$t_{RTCL}$	2 x $t_{CCB\_CLK}$	—	—	ns	—

## 5 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements of the MPC8541E. Table 9 provides the RESET initialization AC timing specifications.

**Table 9. RESET Initialization Timing Specifications**

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of $\overline{HRESET}$	100	—	$\mu s$	—
Minimum assertion time for $\overline{SRESET}$	512	—	SYSCLKs	1
PLL input setup time with stable SYSCLK before $\overline{HRESET}$ negation	100	—	$\mu s$	—
Input setup time for POR configs (other than PLL config) with respect to negation of $\overline{HRESET}$	4	—	SYSCLKs	1
Input hold time for POR configs (including PLL config) with respect to negation of $\overline{HRESET}$	2	—	SYSCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of $\overline{HRESET}$	—	5	SYSCLKs	1

**Notes:**

1. SYSCLK is identical to the PCI\_CLK signal and is the primary clock input for the MPC8541E. See the *MPC8555E PowerQUICC™ III Integrated Communications Processor Reference Manual* for more details.

Table 10 provides the PLL and DLL lock times.

**Table 10. PLL and DLL Lock Times**

Parameter/Condition	Min	Max	Unit	Notes
PLL lock times	—	100	$\mu s$	—
DLL lock times	7680	122,880	CCB Clocks	1, 2

**Notes:**

1. DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
2. The CCB clock is determined by the  $SYSCLK \times \text{platform PLL ratio}$ .

Figure 4 shows the DDR SDRAM output timing for address skew with respect to any MCK.




Figure 4. Timing Diagram for  $t_{AOSKEW}$  Measurement

Figure 5 shows the DDR SDRAM output timing diagram for the source synchronous mode.




Figure 5. DDR SDRAM Output Timing Diagram for Source Synchronous Mode

Figure 6 provides the AC test load for the DDR bus.




Figure 6. DDR AC Test Load

Table 15. DDR SDRAM Measurement Conditions

Symbol	DDR	Unit	Notes
$V_{TH}$	$MV_{REF} \pm 0.31 \text{ V}$	V	1
$V_{OUT}$	$0.5 \times GV_{DD}$	V	2

**Notes:**

1. Data input threshold measurement point.
2. Data output measurement point.

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8541E.

### 7.1 DUART DC Electrical Characteristics

Table 16 provides the DC electrical characteristics for the DUART interface of the MPC8541E.

Table 16. DUART DC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	$V_{IH}$	$V_{OUT} \geq V_{OH} \text{ (min) or } V_{OUT} \leq V_{OL} \text{ (max)}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$	$V_{IN}^1 = 0 \text{ V or } V_{IN} = V_{DD}$	—	$\pm 5$	$\mu\text{A}$
High-level output voltage	$V_{OH}$	$OV_{DD} = \text{min, } I_{OH} = -100 \mu\text{A}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage	$V_{OL}$	$OV_{DD} = \text{min, } I_{OL} = 100 \mu\text{A}$	—	0.2	V

**Note:**

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

## 7.2 DUART AC Electrical Specifications

Table 17 provides the AC timing parameters for the DUART interface of the MPC8541E.

**Table 17. DUART AC Timing Specifications**

Parameter	Value	Unit	Notes
Minimum baud rate	$f_{\text{CCB\_CLK}} / 1048576$	baud	3
Maximum baud rate	$f_{\text{CCB\_CLK}} / 16$	baud	1, 3
Oversample rate	16	—	2, 3

**Notes:**

1. Actual attainable baud rate is limited by the latency of interrupt processing.
2. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.
3. Guaranteed by design.

## 8 Ethernet: Three-Speed, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.

### 8.1 Three-Speed Ethernet Controller (TSEC) (10/100/1000 Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), the MII (media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII and TBI interfaces can be operated at 3.3 V or 2.5 V. Whether the GMII, MII, or TBI interface is operated at 3.3 or 2.5 V, the timing is compliant with the IEEE 802.3 standard. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3, “Ethernet Management Interface Electrical Characteristics.”

#### 8.1.1 TSEC DC Electrical Characteristics

All GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 18 and Table 19. The potential applied to the input of a GMII, MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver’s power supply (for example, a GMII driver powered from a 3.6-V supply driving  $V_{\text{OH}}$  into a GMII receiver powered from a 2.5-V supply). Tolerance for dissimilar GMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

## 8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

### 8.2.1 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

### 8.2.2 GMII Transmit AC Timing Specifications

Table 20 provides the GMII transmit AC timing specifications.

**Table 20. GMII Transmit AC Timing Specifications**


At recommended operating conditions with  $LV_{DD}$  of 3.3 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
GTX_CLK clock period	$t_{GTX}$	—	8.0	—	ns
GTX_CLK duty cycle	$t_{GTXH}/t_{GTX}$	40	—	60	%
GMII data TXD[7:0], TX_ER, TX_EN setup time	$t_{GTKHDV}$	2.5	—	—	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	$t_{GTKHDX}$	0.5	—	5.0	ns
GTX_CLK data clock rise and fall times	$t_{GTXR}^3, t_{GTXF}^{2,4}$	—	—	1.0	ns

**Notes:**

1. The symbols used for timing specifications herein follow the pattern  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{GTKHDV}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also,  $t_{GTKHDX}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{GTX}$  represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.
3. Guaranteed by characterization.
4. Guaranteed by design.

Figure 7 shows the GMII transmit AC timing diagram.



**Figure 7. GMII Transmit AC Timing Diagram**

## 8.2.3 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.3.1 MII Transmit AC Timing Specifications

Table 22 provides the MII transmit AC timing specifications.

**Table 22. MII Transmit AC Timing Specifications**


At recommended operating conditions with  $V_{DD}$  of 3.3 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
TX_CLK clock period 10 Mbps	$t_{MTX}^2$	—	400	—	ns
TX_CLK clock period 100 Mbps	$t_{MTX}$	—	40	—	ns
TX_CLK duty cycle	$t_{MTXH}/t_{MTX}$	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	$t_{MTKHDx}$	1	5	15	ns
TX_CLK data clock rise and fall time	$t_{MTXR}$ , $t_{MTXF}^{2,3}$	1.0	—	4.0	ns

**Notes:**

- The symbols used for timing specifications herein follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$  (reference)(state) for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MTKHDX}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Signal timings are measured at 0.7 V and 1.9 V voltage levels.
- Guaranteed by design.

Figure 10 shows the MII transmit AC timing diagram.



**Figure 10. MII Transmit AC Timing Diagram**

**Table 30. Local Bus General Timing Parameters—DLL Enabled (continued)**

Parameter	Configuration <sup>7</sup>	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high impedance for LAD/LDP	$\overline{\text{LWE}}[0:1] = 00$	$t_{\text{LBKHOZ2}}$	—	2.8	ns	5, 9
	$\overline{\text{LWE}}[0:1] = 11$ (default)			4.2		

Notes:

- The symbols used for timing specifications herein follow the pattern of  $t_{(\text{First two letters of functional block})(\text{signal})(\text{state})}$  (reference)(state) for inputs and  $t_{(\text{First two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{\text{LBIXKH1}}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{\text{LBK}}$  clock reference (K) goes high (H), in this case for clock one(1). Also,  $t_{\text{LBKHOX}}$  symbolizes local bus timing (LB) for the  $t_{\text{LBK}}$  clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- All timings are in reference to LSYNC\_IN for DLL enabled mode.
- All signals are measured from  $\text{OV}_{\text{DD}}/2$  of the rising edge of LSYNC\_IN for DLL enabled to  $0.4 \times \text{OV}_{\text{DD}}$  of the signal in question for 3.3-V signaling levels.
- Input timings are measured at the pin.
- For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- The value of  $t_{\text{LBOTOT}}$  is defined as the sum of 1/2 or 1  $\text{ccb\_clk}$  cycle as programmed by  $\text{LBCR}[\text{AHD}]$ , and the number of local bus buffer delays used as programmed at power-on reset with configuration pins  $\text{LWE}[0:1]$ .
- Maximum possible clock skew between a clock  $\text{LCLK}[m]$  and a relative clock  $\text{LCLK}[n]$ . Skew measured between complementary signals at  $\text{OV}_{\text{DD}}/2$ .
- Guaranteed by characterization.
- Guaranteed by design.

Table 31 describes the general timing parameters of the local bus interface of the MPC8541E with the DLL bypassed.

**Table 31. Local Bus General Timing Parameters—DLL Bypassed**

Parameter	Configuration <sup>7</sup>	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	—	$t_{\text{LBK}}$	6.0	—	ns	2
Internal launch/capture clock to LCLK delay	—	$t_{\text{LBKHK1}}$	1.8	3.4	ns	8
LCLK[n] skew to LCLK[m] or LSYNC_OUT	—	$t_{\text{LBKSKEW}}$	—	150	ps	7, 9
Input setup to local bus clock (except LUPWAIT)	—	$t_{\text{LBIVKH1}}$	5.2	—	ns	3, 4
LUPWAIT input setup to local bus clock	—	$t_{\text{LBIVKH2}}$	5.1	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	—	$t_{\text{LBIXKH1}}$	−1.3	—	ns	3, 4
LUPWAIT input hold from local bus clock	—	$t_{\text{LBIXKH2}}$	−0.8	—	ns	3, 4
LAL output transition to LAD/LDP output transition (LATCH hold time)	—	$t_{\text{LBOTOT}}$	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	$\overline{\text{LWE}}[0:1] = 00$	$t_{\text{LBKLOV1}}$	—	0.5	ns	3
	$\overline{\text{LWE}}[0:1] = 11$ (default)			2.0		
Local bus clock to data valid for LAD/LDP	$\overline{\text{LWE}}[0:1] = 00$	$t_{\text{LBKLOV2}}$	—	0.7	ns	3
	$\overline{\text{LWE}}[0:1] = 11$ (default)			2.2		




Figure 21. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Enabled)




Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Bypass Mode)

# 11 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8541E.

Table 38 provides the JTAG AC timing specifications as defined in Figure 32 through Figure 35.

**Table 38. JTAG AC Timing Specifications (Independent of SYSCLK) <sup>1</sup>**

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	—
JTAG external clock cycle time	$t_{JTG}$	30	—	ns	—
JTAG external clock pulse width measured at 1.4 V	$t_{JTKHKL}$	15	—	ns	—
JTAG external clock rise and fall times	$t_{JTGR}$ & $t_{JTGF}$	0	2	ns	—
$\overline{TRST}$ assert time	$t_{TRST}$	25	—	ns	3
Input setup times: Boundary-scan data TMS, TDI	$t_{JTDVKH}$ $t_{JTIVKH}$	4 0	— —	ns	4
Input hold times: Boundary-scan data TMS, TDI	$t_{JTDXKH}$ $t_{JTIXKH}$	20 25	— —	ns	4
Valid times: Boundary-scan data TDO	$t_{JTKLDV}$ $t_{JTKLOV}$	4 4	20 25	ns	5
Output hold times: Boundary-scan data TDO	$t_{JTKLDX}$ $t_{JTKLOX}$	— —	— —	ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	$t_{JTKLDZ}$ $t_{JTKLOZ}$	3 3	19 9	ns	5, 6


**Notes:**

1. All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{CLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 31). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications herein follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$  (reference)(state) for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
3.  $\overline{TRST}$  is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to  $t_{CLK}$ .
5. Non-JTAG signal output timing with respect to  $t_{CLK}$ .
6. Guaranteed by design.

Table 43. MPC8541E Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>JTAG</b>				
TCK	AF21	I	OV <sub>DD</sub>	—
TDI	AG21	I	OV <sub>DD</sub>	12
TDO	AF19	O	OV <sub>DD</sub>	11
TMS	AF23	I	OV <sub>DD</sub>	12
$\overline{\text{TRST}}$	AG23	I	OV <sub>DD</sub>	12
<b>DFT</b>				
LSSD_MODE	AG19	I	OV <sub>DD</sub>	20
L1_TSTCLK	AB22	I	OV <sub>DD</sub>	20
L2_TSTCLK	AG22	I	OV <sub>DD</sub>	20
TEST_SEL0	AH20	I	OV <sub>DD</sub>	3
TEST_SEL1	AG26	I	OV <sub>DD</sub>	3
<b>Thermal Management</b>				
THERM0	AG2	—	—	14
THERM1	AH3	—	—	14
<b>Power Management</b>				
ASLEEP	AG18	—	—	9, 18
<b>Power and Ground Signals</b>				
AV <sub>DD1</sub>	AH19	Power for e500 PLL (1.2 V)	AV <sub>DD1</sub>	—
AV <sub>DD2</sub>	AH18	Power for CCB PLL (1.2 V)	AV <sub>DD2</sub>	—
AV <sub>DD3</sub>	AH17	Power for CPM PLL (1.2 V)	AV <sub>DD3</sub>	—
AV <sub>DD4</sub>	AF28	Power for PCI1 PLL (1.2 V)	AV <sub>DD4</sub>	—
AV <sub>DD5</sub>	AE28	Power for PCI2 PLL (1.2 V)	AV <sub>DD5</sub>	—

the heat sink should be slowly removed. Heating the heat sink to 40–50°C with an air gun can soften the interface material and make the removal easier. The use of an adhesive for heat sink attach is not recommended.



**Figure 45. Thermal Performance of Select Thermal Interface Materials**

The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01888-4014 Internet: <a href="http://www.chomerics.com">www.chomerics.com</a>	781-935-4850
Dow-Corning Corporation Dow-Corning Electronic Materials 2200 W. Salzburg Rd. Midland, MI 48686-0997 Internet: <a href="http://www.dowcorning.com">www.dowcorning.com</a>	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: <a href="http://www.microsi.com">www.microsi.com</a>	888-642-7674
The Bergquist Company 18930 West 78 <sup>th</sup> St.	800-347-4572

Chanhassen, MN 55317  
 Internet: [www.bergquistcompany.com](http://www.bergquistcompany.com)  
 Thermagon Inc.  
 4707 Detroit Ave.  
 Cleveland, OH 44102  
 Internet: [www.thermagon.com](http://www.thermagon.com)

888-246-9050

## 16.2.4 Heat Sink Selection Examples

The following section provides a heat sink selection example using one of the commercially available heat sinks.

### 16.2.4.1 Case 1

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_J = T_I + T_R + (\theta_{JC} + \theta_{INT} + \theta_{SA}) \times P_D$$

where

$T_J$  is the die-junction temperature

$T_I$  is the inlet cabinet ambient temperature

$T_R$  is the air temperature rise within the computer cabinet

$\theta_{JC}$  is the junction-to-case thermal resistance

$\theta_{INT}$  is the adhesive or interface material thermal resistance

$\theta_{SA}$  is the heat sink base-to-ambient thermal resistance

$P_D$  is the power dissipated by the device. See [Table 4](#) and [Table 5](#).

During operation the die-junction temperatures ( $T_J$ ) should be maintained within the range specified in [Table 2](#). The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature ( $T_A$ ) may range from 30° to 40°C. The air temperature rise within a cabinet ( $T_R$ ) may be in the range of 5° to 10°C. The thermal resistance of some thermal interface material ( $\theta_{INT}$ ) may be about 1°C/W. For the purposes of this example, the  $\theta_{JC}$  value given in [Table 49](#) that includes the thermal grease interface and is documented in note 4 is used. If a thermal pad is used,  $\theta_{INT}$  must be added.

Assuming a  $T_I$  of 30°C, a  $T_R$  of 5°C, a FC-PBGA package  $\theta_{JC} = 0.96$ , and a power consumption ( $P_D$ ) of 8.0 W, the following expression for  $T_J$  is obtained:

$$\text{Die-junction temperature: } T_J = 30^\circ\text{C} + 5^\circ\text{C} + (0.96^\circ\text{C/W} + \theta_{SA}) \times 8.0 \text{ W}$$

The heat sink-to-ambient thermal resistance ( $\theta_{SA}$ ) versus airflow velocity for a Thermalloy heat sink #2328B is shown in [Figure 46](#).

Assuming an air velocity of 2 m/s, we have an effective  $\theta_{SA+}$  of about 3.3°C/W, thus

$$T_J = 30^\circ\text{C} + 5^\circ\text{C} + (0.96^\circ\text{C/W} + 3.3^\circ\text{C/W}) \times 8.0 \text{ W},$$

resulting in a die-junction temperature of approximately 69°C which is well within the maximum operating temperature of the component.

## 17 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8541E.

### 17.1 System Clocking

The MPC8541E includes five PLLs.

1. The platform PLL ( $AV_{DD1}$ ) generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in [Section 15.2, “Platform/System PLL Ratio.”](#)
2. The e500 Core PLL ( $AV_{DD2}$ ) generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in [Section 15.3, “e500 Core PLL Ratio.”](#)
3. The CPM PLL ( $AV_{DD3}$ ) is slaved to the platform clock and is used to generate clocks used internally by the CPM block. The ratio between the CPM PLL and the platform clock is fixed and not under user control.
4. The PCI1 PLL ( $AV_{DD4}$ ) generates the clocking for the first PCI bus.
5. The PCI2 PLL ( $AV_{DD5}$ ) generates the clock for the second PCI bus.

### 17.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins ( $AV_{DD1}$ ,  $AV_{DD2}$ ,  $AV_{DD3}$ ,  $AV_{DD4}$ , and  $AV_{DD5}$  respectively). The  $AV_{DD}$  level should always be equivalent to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in [Figure 49](#), one to each of the five  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 783 FC-PBGA footprint, without the inductance of vias.

Figure 49 shows the PLL power supply filter circuit.




Figure 49. PLL Power Supply Filter Circuit

## 17.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8541E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8541E system, and the MPC8541E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pins of the MPC8541E. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu\text{F}$ . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu\text{F}$  (AVX TPS tantalum or Sanyo OSCON).

## 17.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8541E.

## 17.5 Output Buffer DC Impedance


The MPC8541E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2\text{C}$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 50). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices.

### 17.8.1 Termination of Unused Signals

If the JTAG interface and COP header are not used, Freescale recommends the following connections:

- $\overline{\text{TRST}}$  should be tied to  $\overline{\text{HRESET}}$  through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal ( $\overline{\text{HRESET}}$ ) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in [Figure 52](#). If this is not possible, the isolation resistor allows future access to  $\overline{\text{TRST}}$  in case a JTAG interface may need to be wired onto the system in future debug situations.
- Tie TCK to  $\text{OV}_{\text{DD}}$  through a 10 k $\Omega$  resistor. This prevents TCK from changing state and reading incorrect data into the device.
- No connection is required for TDI, TMS, or TDO.



**Notes:**

1. The COP port and target board should be able to independently assert  $\overline{\text{HRESET}}$  and  $\overline{\text{TRST}}$  to the processor in order to fully control the processor as shown here.
2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
3. The KEY location (pin 14) is not physically present on the COP header.
4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
5. This switch is included as a precaution for BSDL testing. The switch should be open during BSDL testing to avoid accidentally asserting the  $\overline{\text{TRST}}$  line. If BSDL testing is not being performed, this switch should be closed or removed.
6. Asserting  $\overline{\text{SRESET}}$  causes a machine check interrupt to the e500 core.

**Figure 52. JTAG Interface Connection**

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### Web Support:

<http://www.freescale.com/support>

### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or  
+1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064  
Japan  
0120 191014 or  
+81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor  
Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
+1-800 441-2447 or  
+1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE 802.3 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2008. All rights reserved.

