

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	EBI/EMI, Ethernet, I ² C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	97
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5270cvm150j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Block Diagram



Figure 1. MCF5271 Block Diagram



Signal Descriptions

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	MCF5270 MCF5271 160 OEP	MCF5270 MCF5271 196 MAPBGA			
U2TXD	PUARTH1	—	—	0	—	A8			
U2RXD	PUARTH0	—	—	Ι	_	A7			
U1CTS	PUARTL7	U2CTS	—	Ι	136	B8			
U1RTS	PUARTL6	U2RTS	—	0	135	C8			
U1TXD	PUARTL5	—	—	0	133	D9			
U1RXD	PUARTL4	—	—	Ι	134	D8			
UOCTS	PUARTL3	—	—	Ι	12	F3			
UORTS	PUARTL2	—	—	0	15	G3			
U0TXD	PUARTL1	—	—	0	14	F1			
U0RXD	PUARTL0	—		I	13	F2			
DMA Timers									
DT3IN	PTIMER7	U2CTS	QSPI_CS2	Ι	—	H14			
DT3OUT	PTIMER6	U2RTS	QSPI_CS3	0	_	G14			
DT2IN	PTIMER5	DREQ2	DT2OUT	Ι	66	M9			
DT2OUT	PTIMER4	DACK2		0	_	L9			
DT1IN	PTIMER3	DREQ1	DT1OUT	Ι	61	L6			
DT1OUT	PTIMER2	DACK1	—	0	_	M6			
DT0IN	PTIMER1	DREQ0	—	Ι	10	E4			
DT0OUT	PTIMER0	DACK0	—	0	11	F4			
		E	BDM/JTAG ²						
DSCLK	_	TRST	—	0	70	N9			
PSTCLK		TCLK	—	0	68	P9			
BKPT		TMS		0	71	P10			
DSI		TDI	—	Ι	73	M10			
DSO	_	TDO	—	0	72	N10			
JTAG_EN	—	—	—	Ι	78	K9			
DDATA[3:0]	_	—	—	0	_	M12, N12, P12, L11			
PST[3:0]	_	_	—	0	77:74	M11, N11, P11, L10			

Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)



Design Recommendations

Signal Name	GPIO	GPIO Alternate 1 Alternate 2 Dir. ¹		Dir. ¹	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA				
Test										
TEST	_	_	—	Ι	19	F5				
PLL_TEST	PLL_TEST — — —		-							
Power Supplies										
VDDPLL	_	_	_	Ι	87	M13				
VSSPLL		—	—	Ι	84	L14				
OVDD			Ι	1, 18, 32, 41, 55, 69, 81, 94, 105, 114, 128, 138, 145	E5, E7, E10, F7, F9, G6, G8, H7, H8, H9, J6, J8, J10, K5, K6, K8					
VSS	_	_	_	I	17, 31, 40, 54, 67, 80, 88, 93, 104, 113, 127, 137, 144, 160	A1, A14, E6, E9, F6, F8, F10, G7, G9, H6, J5, J7, J9, K7, P1, P14				
VDD	—	—	—	Ι	16, 53, 103	D6, F11, G4, L4				

 Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)

¹ Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

² If JTAG_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

5 Design Recommendations

5.1 Layout

- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF5271.
- See application note AN1259, System Design and Layout Techniques for Noise Reduction in Processor-Based Systems.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.

5.2 Power Supply

• 33 μ F, 0.1 μ F, and 0.01 μ F across each power supply





5.2.1 Supply Voltage Sequencing and Separation Cautions

Figure 2 shows situations in sequencing the I/O V_{DD} (OV_{DD}), PLL V_{DD} (V_{DDPLL}), and Core V_{DD} (V_{DD}). OV_{DD} is specified relative to V_{DD} .



5.2.1.1 Power Up Sequence

If OV_{DD} is powered up with V_{DD} at 0 V, then the sense circuits in the I/O pads cause all pad output drivers connected to the OV_{DD} to be in a high impedance state. There is no limit on how long after OV_{DD} powers up before V_{DD} must power up. V_{DD} should not lead the OV_{DD} or V_{DDPLL} by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 µs to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1 ms or slower rise time for all supplies.
- 2. V_{DD} and OV_{DD}/V_{DDPLL} should track up to 0.9 V, then separate for the completion of ramps with OV_{DD} going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

5.2.1.2 Power Down Sequence

If V_{DD} is powered down first, then sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after V_{DD} powers down before OV_{DD}/V_{DDPLL} must power down. V_{DD} should not lag OV_{DD} or V_{DDPLL} going low by more than 0.4 V during power down or there



Signal	Description
SD_SRAS	Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. SD_SRAS should be connected to the corresponding SDRAM SD_SRAS. Do not confuse SD_SRAS with the DRAM controller's SD_CS[1:0], which should not be interfaced to the SDRAM SD_SRAS signals.
SD_SCAS	Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled SD_SCAS on the SDRAM.
DRAMW	DRAM read/write. Asserted for write operations and negated for read operations.
SD_CS[1:0]	Row address strobe. Select each memory block of SDRAMs connected to the MCF5271. One \overline{SD}_{CS} signal selects one SDRAM block and connects to the corresponding \overline{CS} signals.
SD_CKE	Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality.
<u>BS</u> [3:0]	Column address strobe. For synchronous operation, $\overline{\text{BS}}$ [3:0] function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
CLKOUT	Bus clock output. Connects to the CLK input of SDRAMs.

Table 3. Synchronous DRAM Signal Connections

5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5271 Reference Manual* for details on address multiplexing.

5.7.2 Ethernet PHY Transceiver Connection

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R_CNTRL[MII_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Signal Description	MCF5271 Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[3:0]
Transmit error	ETXER
Collision	ECOL
Carrier sense	ECRS
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[3:0]

Table 4. MII Mode



6.1 Pinout—196 MAPBGA

The following figure shows a pinout of the MCF5270/71CVMxxx package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A		ETXCLK	ETXD3	ETXD2	QSPI_ DOUT	QSPI_CS0	U2RXD	U2TXD	CS3	CS6	CS4	A20	A17		A
В	ERXD0	ERXER	ETXER	ETXD0	QSPI_DIN	BS3	QSPI_CS1	U1CTS	CS7	CS1	A23	A19	A16	A15	в
с	ERXD2	ERXD1	ETXEN	ETXD1	QSCK	BS2	BS0	RTS1	CS2	CS5	A22	A18	A14	A13	с
D	ERXCLK	ERXDV	ERXD3	EMDC	EMDIO	Core VDD_4	BS1	U1RXD1	U1TXD	CS0	A21	A12	A11	A10	D
E	ECRS	ECOL	NC	TINO	VDD	VSS	VDD	SD_CKE	VSS	VDD	A9	A8	A7	A6	E
F	U0TXD	U0RXD	UOCTS	DTOUT0	TEST		VDD	VSS	VDD	VSS	Core VDD_3	A5	A4	A3	F
G	D31	D30	UORTS	Core VDD_1	CLK MOD1	VDD	VSS	VDD	VSS	NC	A2	A1	A0	DTOUT3	G
Н	D29	D28	D27	D26	CLK MOD0	VSS	VDD	VDD	VDD	NC	TA	TIP	TS	DTIN3	н
J	D25	D24	D23	D22	VSS	VDD	VSS	VDD	VSS	VDD	I2C_SCL	I2C_SDA	R/W	TEA	J
к	D21	D20	D19	D18	VDD	VDD		VDD	JTAG_EN	RCON	SD_ RAS	SD_CAS	SD_WE	CLKOUT	к
L	D17	D16	D10	Core VDD_2	D3	DTIN1	IRQ5	IRQ1	DTOUT2	PST0	DDATA0	SD_CS1	SD_CS0	VSSPLL	L
М	D15	D13	D9	D6	D2	DTOUT1	IRQ6	IRQ2	DTIN2	TDI/DSI	PST3	DDATA3	VDDPLL	EXTAL	м
N	D14	D12	D8	D5	D1	OE	IRQ7	IRQ3	TRST/ DSCLK	TDO/DSO	PST2	DDATA2	RESET	XTAL	N
Ρ	VSS	D11	D7	D4	D0	TSIZ1	TSIZ0	IRQ4	TCLK/ PSTCLK	TMS/ BKPT	PST1	DDATA1	RSTOUT	VSS	Ρ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1

Figure 3. MCF5270/71CVMxxx Pinout (196 MAPBGA)



Mechanicals/Pinouts and Part Numbers

6.2 Package Dimensions—196 MAPBGA

Figure 4 shows MCF5270/71CVMxxx package dimensions.



Figure 4. 196 MAPBGA Package Dimensions (Case No. 1128A-01)



6.5 Ordering Information

 Table 6. Orderable Part Numbers

Freescale Part Number	Description	Package	Speed	Lead-Free?	Temperature
MCF5270AB100	MCF5270 RISC Microprocessor	160 QFP	100MHz	Yes	0° to +70° C
MCF5270CAB100	MCF5270 RISC Microprocessor	160 QFP	100MHz	Yes	-40° to +85° C
MCF5270VM100	MCF5270 RISC Microprocessor	196 MAPBGA	100MHz	Yes	0° to +70° C
MCF5270CVM150	MCF5270 RISC Microprocessor	196 MAPBGA	150MHz	Yes	-40 $^{\circ}$ to +85 $^{\circ}$ C
MCF5271CAB100	MCF5271 RISC Microprocessor	160 QFP	100MHz	Yes	-40° to +85° C
MCF5271CVM100	MCF5271 RISC Microprocessor	196 MAPBGA	100MHz	Yes	-40° to +85° C
MCF5271CVM150	MCF5271 RISC Microprocessor	196 MAPBGA	150MHz	Yes	-40 $^{\circ}$ to +85 $^{\circ}$ C

7 Electrical Characteristics

This chapter contains electrical specification tables and reference timing diagrams for the MCF5271 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5271.

NOTE

The parameters specified in this processor document supersede any values found in the module specifications.

7.1 Maximum Ratings

 Table 7. Absolute Maximum Ratings^{1, 2}

Rating	Symbol	Value	Unit
Core Supply Voltage	V _{DD}	– 0.5 to +2.0	V
Pad Supply Voltage	OV _{DD}	– 0.3 to +4.0	V
PLL Supply Voltage	V _{DDPLL}	– 0.3 to +4.0	V
Digital Input Voltage ³	V _{IN}	– 0.3 to + 4.0	V
Instantaneous Maximum Current Single pin limit (applies to all pins) ^{3,4,5}	Ι _D	25	mA
Operating Temperature Range (Packaged)	T _A (T _L - T _H)	- 40 to 85	°C
Storage Temperature Range	T _{stg}	– 65 to 150	°C

Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.

1



Characteristic	Symbol	Min	Typical	Мах	Unit
Load Capacitance ⁴ Low drive strength High drive strength	CL			25 50	pF pF
Core Operating Supply Current ⁵ Master Mode	I _{DD}	_	135	150	mA
Pad Operating Supply Current Master Mode Low Power Modes	OI _{DD}		100 TBD		mA μA
DC Injection Current ^{3, 6, 7, 8} $V_{NEGCLAMP} = V_{SS} - 0.3 V$, $V_{POSCLAMP} = V_{DD} + 0.3$ Single Pin Limit Total processor Limit, Includes sum of all stressed pins	I _{IC}	-1.0 -10		1.0 10	mA mA

Table 9. DC Electrical Specifications¹ (continued)

¹ Refer to Table 10 for additional PLL specifications.

² Refer to the MCF5271 signals section for pins having weak internal pull-up devices.

³ This parameter is characterized before qualification rather than 100% tested.

⁴ pF load ratings are based on DC loading and are provided as an indication of driver strength. High speed interfaces require transmission line analysis to determine proper drive strength and termination. See <u>High Speed Signal Propagation:</u> <u>Advanced Black Magic</u> by Howard W. Johnson for design guidelines.

⁵ Current measured at maximum system clock frequency, all modules active, and default drive strength with matching load.

 6 All functional non-supply pins are internally clamped to V_{SS} and their respective V_{DD}.

⁷ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁸ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Insure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, at power-up, system clock is not present during the power-up sequence until the PLL has attained lock.

7.4 Oscillator and PLLMRFM Electrical Characteristics

Table 10. HiP7 PLLMRFM Electrical Specifications¹

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
1	PLL Reference Frequency Range Crystal reference External reference 1:1 mode (NOTE: $f_{sys/2} = 2 \times f_{ref_1:1}$)	f _{ref_crystal} f _{ref_ext} f _{ref_1:1}	8 8 24	25 25 75	MHz
2	Core frequency CLKOUT Frequency ² External reference On-Chip PLL Frequency	f _{sys} f _{sys/2}	0 f _{ref} ÷ 32	150 75 75	MHz MHz MHz
3	Loss of Reference Frequency 3, 5	f _{LOR}	100	1000	kHz
4	Self Clocked Mode Frequency ^{4, 5}	f _{SCM}	10.25	15.25	MHz
5	Crystal Start-up Time ^{5, 6}	t _{cst}	_	10	ms



7.5 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Name	Characteristic ¹	Symbol	Min	Max	Unit					
freq	System bus frequency	f _{sys/2}	50	75	MHz					
B0	CLKOUT period	t _{cyc}		1/75	ns					
Control Inputs										
B1a	Control input valid to CLKOUT high ²	t _{CVCH}	9	_	ns					
B1b	BKPT valid to CLKOUT high ³	t _{BKVCH}	9	—	ns					
B2a	CLKOUT high to control inputs invalid ²	t _{CHCII}	0	—	ns					
B2b	CLKOUT high to asynchronous control input BKPT invalid ³	t _{BKNCH}	0	—	ns					
	Data Inputs									
B4	Data input (D[31:0]) valid to CLKOUT high	t _{DIVCH}	4	_	ns					
B5	CLKOUT high to data input (D[31:0]) invalid	t _{CHDII}	0	_	ns					

Table 11. Processor Bus Input Timing Specifications

¹ Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

 2 TEA and TA pins are being referred to as control inputs.

³ Refer to figure A-19.

Timings listed in Table 11 are shown in Figure 7.



* The timings are also valid for inputs sampled on the negative clock edge.

7.6 **Processor Bus Output Timing Specifications**

Table 12 lists processor bus output timings.

Table 12	. External	Bus	Output	Timing	Specifications
----------	------------	-----	--------	--------	-----------------------

Name	Characteristic	Symbol	Min	Max	Unit				
Control Outputs									
B6a	CLKOUT high to chip selects valid ¹	t _{CHCV}	—	0.5t _{CYC} +5	ns				
B6b	CLKOUT high to byte enables (BS[3:0]) valid ²	t _{CHBV}	_	0.5t _{CYC} +5	ns				
B6c	CLKOUT high to output enable (\overline{OE}) valid ³	t _{CHOV}	_	0.5t _{CYC} +5	ns				
B7	CLKOUT high to control output ($\overline{BS}[3:0], \overline{OE}$) invalid	t _{CHCOI}	0.5t _{CYC} +1.5		ns				
B7a	CLKOUT high to chip selects invalid	t _{CHCI}	0.5t _{CYC} +1.5	_	ns				





Read/write bus timings listed in Table 12 are shown in Figure 8, Figure 9, and Figure 10.

Figure 8. Read/Write (Internally Terminated) SRAM Bus Timing





Figure 10 shows an SRAM bus cycle terminated by $\overline{\text{TEA}}$ showing timings listed in Table 12.





Figure 13. GPIO Timing

7.8 Reset and Configuration Override Timing

Table 15. Reset and Configuration Override Timing $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = \text{T}_{L} \text{ to } \text{T}_{H})^{1}$

NUM	Characteristic	Symbol	Min	Max	Unit
R1	RESET Input valid to CLKOUT High	t _{RVCH}	9	_	ns
R2	CLKOUT High to RESET Input invalid	t _{CHRI}	1.5	_	ns
R3	RESET Input valid Time ²	t _{RIVT}	5	_	t _{CYC}
R4	CLKOUT High to RSTOUT Valid	t _{CHROV}	_	10	ns
R5	RSTOUT valid to Config. Overrides valid	t _{ROVCV}	0	_	ns
R6	Configuration Override Setup Time to RSTOUT invalid	t _{COS}	20	_	t _{CYC}
R7	Configuration Override Hold Time after RSTOUT invalid	t _{COH}	0	_	ns
R8	RSTOUT invalid to Configuration Override High Impedance	t _{ROICZ}		1	t _{CYC}

¹ All AC timing is shown with respect to 50% V_{DD} levels unless otherwise noted.

² During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.



Figure 14. RESET and Configuration Override Timing

Refer to the chip configuration module (CCM) chapter in the device's reference manual for more information.





7.9 I²C Input/Output Timing Specifications

Table 16 lists specifications for the I^2C input timing parameters shown in Figure 15.

Table 16. I ² C Input	Timing Specifications	between I2C	_SCL and I2C	_SDA
----------------------------------	------------------------------	-------------	--------------	------

Num	Characteristic	Min	Max	Units
1	Start condition hold time	2	_	t _{cyc}
12	Clock low period	8	—	t _{cyc}
13	I2C_SCL/I2C_SDA rise time (V _{IL} = 0.5 V to V _{IH} = 2.4 V)	_	1	ms
14	Data hold time	0	—	ns
15	I2C_SCL/I2C_SDA fall time ($V_{IH} = 2.4$ V to $V_{IL} = 0.5$ V)	_	1	ms
16	Clock high time	4	—	t _{cyc}
17	Data setup time	0	—	ns
18	Start condition setup time (for repeated start condition only)	2	_	t _{cyc}
19	Stop condition setup time	2	_	t _{cyc}

Table 17 lists specifications for the I^2C output timing parameters shown in Figure 15.

Table 17. l ²	² C Output	Timing	Specifications	between I2C	_SCL and I2C	_SDA
--------------------------	-----------------------	--------	----------------	-------------	--------------	------

Num	Characteristic	Min	Max	Units
11 ¹	Start condition hold time	6	-	t _{cyc}
12 ¹	Clock low period	10	_	t _{cyc}
13 ²	I2C_SCL/I2C_SDA rise time (V _{IL} = 0.5 V to V _{IH} = 2.4 V)	—	_	μs
14 ¹	Data hold time	7	_	t _{cyc}
15 ³	I2C_SCL/I2C_SDA fall time (V _{IH} = 2.4 V to V _{IL} = 0.5 V)	—	3	ns
16 ¹	Clock high time	10	_	t _{cyc}
17 ¹	Data setup time	2	_	t _{cyc}
18 ¹	Start condition setup time (for repeated start condition only)	20	_	t _{cyc}
19 ¹	Stop condition setup time	10	_	t _{cyc}

Note: Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 17. The I^2C interface is designed to scale the actual data transition time to move it to the middle of the I2C_SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 17 are minimum values.

² Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

³ Specified at a nominal 50-pF load.

Figure 15 shows timing for the values in Table 16 and Table 17.

1



7.10.2 MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)

Table 19 lists MII transmit channel timings.

The transmitter functions correctly up to a ETXCLK maximum frequency of 25 MHz +1%. The processor clock frequency must exceed twice the ETXCLK frequency.

Num	Characteristic	Min	Мах	Unit
M5	ETXCLK to ETXD[3:0], ETXEN, ETXER invalid	5		ns
M6	ETXCLK to ETXD[3:0], ETXEN, ETXER valid		25	ns
M7	ETXCLK pulse width high	35%	65%	ETXCLK period
M8	ETXCLK pulse width low	35%	65%	ETXCLK period

Table 19. MII Transmit Signal Timing

Figure 17 shows MII transmit signal timings listed in Table 19.



Figure 17. MII Transmit Signal Timing Diagram

7.10.3 MII Async Inputs Signal Timing (ECRS and ECOL)

Table 20 lists MII asynchronous inputs signal timing.

```
        Table 20. MII Async Inputs Signal Timing
```

Num	Characteristic	Min	Мах	Unit
M9	ECRS, ECOL minimum pulse width	1.5		ETXCLK period

Figure 18 shows MII asynchronous input timings listed in Table 20.



Figure 18. MII Async Inputs Timing Diagram



7.11 32-Bit Timer Module AC Timing Specifications

Table 22 lists timer module AC timings.

Table 22. Timer Module AC Timing Specifications

Namo	Characteristic	0–66 MHz		Unit
Name	Unaracteristic	Min	Max	onn
T1	DT0IN / DT1IN / DT2IN / DT3IN cycle time	3	_	t _{CYC}
T2	DT0IN / DT1IN / DT2IN / DT3IN pulse width	1		t _{CYC}

7.12 **QSPI Electrical Specifications**

Table 23 lists QSPI timings.

Table 23. QSPI Modules AC Timing Specification
--

Name	Characteristic	Min	Max	Unit
QS1	QSPI_CS[1:0] to QSPI_CLK	1	510	tcyc
QS2	QSPI_CLK high to QSPI_DOUT valid.	_	10	ns
QS3	QSPI_CLK high to QSPI_DOUT invalid. (Output hold)	2	_	ns
QS4	QSPI_DIN to QSPI_CLK (Input setup)	9	_	ns
QS5	QSPI_DIN to QSPI_CLK (Input hold)	9	_	ns

The values in Table 23 correspond to Figure 20.



Figure 20. QSPI Timing



7.13 JTAG and Boundary Scan Timing

Table 24. JTAG and Boundary Scan Timing

Num	Characteristics ¹	Symbol	Min	Max	Unit
J1	TCLK Frequency of Operation	f _{JCYC}	DC	1/4	f _{sys/2}
J2	TCLK Cycle Period	t _{JCYC}	4	—	t _{CYC}
J3	TCLK Clock Pulse Width	t _{JCW}	26	_	ns
J4	TCLK Rise and Fall Times	t _{JCRF}	0	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise	t _{BSDST}	4	_	ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	t _{BSDHT}	26	—	ns
J7	TCLK Low to Boundary Scan Output Data Valid	t _{BSDV}	0	33	ns
J8	TCLK Low to Boundary Scan Output High Z	t _{BSDZ}	0	33	ns
J9	TMS, TDI Input Data Setup Time to TCLK Rise	t _{TAPBST}	4	—	ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	t _{TAPBHT}	10	—	ns
J11	TCLK Low to TDO Data Valid	t _{TDODV}	0	26	ns
J12	TCLK Low to TDO High Z	t _{TDODZ}	0	8	ns
J13	TRST Assert Time	t _{TRSTAT}	100		ns
J14	TRST Setup Time (Negation) to TCLK High	t _{TRSTST}	10	_	ns

¹ JTAG_EN is expected to be a static signal. Hence, specific timing is not associated with it.



Figure 21. Test Clock Input Timing



7.14 Debug AC Timing Specifications

Table 25 lists specifications for the debug AC timing parameters shown in Figure 26.

Num	Characteristic	150 MHz		Unite
		Min	Max	Units
DE0	PSTCLK cycle time		0.5	t _{cyc}
DE1	PST valid to PSTCLK high	4	—	ns
DE2	PSTCLK high to PST invalid	1.5	—	ns
DE3	DSCLK cycle time	5	—	t _{cyc}
DE4	DSI valid to DSCLK high	1	_	t _{cyc}
DE5 ¹	DSCLK high to DSO invalid	4	—	t _{cyc}
DE6	BKPT input data setup time to CLKOUT rise	4	—	ns
DE7	CLKOUT high to BKPT high Z	0	10	ns
¹ DSCLK and DSL are synchronized internally, D4 is measured from the synchronized DSCLK				

Table 25. Debug AC Timing Specification

DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

Figure 25 shows real-time trace timing for the values in Table 25.



Figure 25. Real-Time Trace AC Timing

Figure 26 shows BDM serial port AC timing for the values in Table 25.





Figure 26. BDM Serial Port AC Timing

8 Documentation

Documentation regarding the MCF5271 and their development support tools is available from a local Freescale distributor, a Freescale semiconductor sales office, the Freescale Literature Distribution Center, or through the Freescale web address at http://www.freescale.com/coldfire.

9 Document Revision History

The below table provides a revision history for this document.

Table 26. MCF5271EC Re	evision History
------------------------	-----------------

Rev. No.	Substantive Change(s)
0	Initial release
1	Fixed several clock values.Updated Signal List table
1.1	• Removed duplicate information in the module description sections. The information is all in the Signals Description Table.
1.2	 Removed detailed signal description section. This information can be found in the MCF5271RM Chapter 2. Removed detailed feature list. This information can be found in the MCF5271RM Chapter 1. Changed instances of Motorola to Freescale Added values for 'Maximum operating junction temperature' in Table 8. Added typical values for 'Core operating supply current (master mode)' in Table 9. Added typical values for 'Pad operating supply current (master mode)' in Table 9. Removed unnecessary PLL specifications, #6-9, in Table 10.