

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	97
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5270cvm150r2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MCF5271 Family Configurations

# 1 MCF5271 Family Configurations

Table 1. MCF5271 Family Configurations

Medule	MCF5270	MCE5074	
Module		MCF5271	
ColdFire V2 Core with EMAC and Hardware Divide	х	х	
System Clock	150	MHz	
Performance (Dhrystone/2.1 MIPS)	14	14	
Instruction/Data Cache	8 Kt	oytes	
Static RAM (SRAM)	64 K	bytes	
Interrupt Controllers (INTC)	2	2	
Edge Port Module (EPORT)	х	х	
External Interface Module (EIM)	х	х	
4-channel Direct-Memory Access (DMA)	х	х	
SDRAM Controller	х	х	
Fast Ethernet Controller (FEC)	х	х	
Hardware Encryption	_	х	
Watchdog Timer (WDT)	х	х	
Four Periodic Interrupt Timers (PIT)	х	х	
32-bit DMA Timers	4	4	
QSPI	х	х	
UART(s)	3	3	
I <sup>2</sup> C	х	х	
General Purpose I/O Module (GPIO)	х	х	
JTAG - IEEE 1149.1 Test Access Port	х	х	
Package	160 QFP, 196 MAPBGA	160 QFP, 196 MAPBGA	

# 2 Block Diagram

The superset device in the MCF5271 family comes in a 196 mold array plastic ball grid array (MAPBGA) package. Figure 1 shows a top-level block diagram of the MCF5271.



**Block Diagram** 




Figure 1. MCF5271 Block Diagram



Design Recommendations

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA		
Test								
TEST		—	_	I	19	F5		
PLL_TEST	_	—	—	Ι	—			
	Power Supplies							
VDDPLL		—	_	I	87	M13		
VSSPLL	_	—	—	Ι	84	L14		
OVDD	_		_	I	1, 18, 32, 41, 55, 69, 81, 94, 105, 114, 128, 138, 145	E5, E7, E10, F7, F9, G6, G8, H7, H8, H9, J6, J8, J10, K5, K6, K8		
VSS	_	_	_	I	17, 31, 40, 54, 67, 80, 88, 93, 104, 113, 127, 137, 144, 160	A1, A14, E6, E9, F6, F8, F10, G7, G9, H6, J5, J7, J9, K7, P1, P14		
VDD	_	—	_	Ι	16, 53, 103	D6, F11, G4, L4		

 Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)

<sup>1</sup> Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

<sup>2</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

# 5 Design Recommendations

### 5.1 Layout

- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF5271.
- See application note AN1259, System Design and Layout Techniques for Noise Reduction in Processor-Based Systems.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.

## 5.2 Power Supply


• 33  $\mu$ F, 0.1  $\mu$ F, and 0.01  $\mu$ F across each power supply





### 5.2.1 Supply Voltage Sequencing and Separation Cautions

Figure 2 shows situations in sequencing the I/O  $V_{DD}$  (OV<sub>DD</sub>), PLL  $V_{DD}$  ( $V_{DDPLL}$ ), and Core  $V_{DD}$  ( $V_{DD}$ ). OV<sub>DD</sub> is specified relative to  $V_{DD}$ .



### 5.2.1.1 Power Up Sequence

If  $OV_{DD}$  is powered up with  $V_{DD}$  at 0 V, then the sense circuits in the I/O pads cause all pad output drivers connected to the  $OV_{DD}$  to be in a high impedance state. There is no limit on how long after  $OV_{DD}$  powers up before  $V_{DD}$  must power up.  $V_{DD}$  should not lead the  $OV_{DD}$  or  $V_{DDPLL}$  by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 µs to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1 ms or slower rise time for all supplies.
- 2.  $V_{DD}$  and  $OV_{DD}/V_{DDPLL}$  should track up to 0.9 V, then separate for the completion of ramps with  $OV_{DD}$  going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

### 5.2.1.2 Power Down Sequence

If  $V_{DD}$  is powered down first, then sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after  $V_{DD}$  powers down before  $OV_{DD}/V_{DDPLL}$  must power down.  $V_{DD}$  should not lag  $OV_{DD}$  or  $V_{DDPLL}$  going low by more than 0.4 V during power down or there



#### **Design Recommendations**

will be undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

- 1. Drop  $V_{DD}$  to 0 V.
- 2. Drop  $OV_{DD}/V_{DDPLL}$  supplies.

## 5.3 Decoupling

- Place the decoupling caps as close to the pins as possible, but they can be outside the footprint of the package.
- 0.1  $\mu$ F and 0.01  $\mu$ F at each supply input

## 5.4 Buffering

• Use bus buffers on all data/address lines for all off-board accesses and for all on-board accesses when excessive loading is expected. See Section 7, "Electrical Characteristics."

## 5.5 Pull-up Recommendations

• Use external pull-up resistors on unused inputs. See pin table.

## 5.6 Clocking Recommendations

- Use a multi-layer board with a separate ground plane.
- Place the crystal and all other associated components as close to the EXTAL and XTAL (oscillator pins) as possible.
- Do not run a high frequency trace around crystal circuit.
- Ensure that the ground for the bypass capacitors is connected to a solid ground trace.
- Tie the ground trace to the ground pin nearest EXTAL and XTAL. This prevents large loop currents in the vicinity of the crystal.
- Tie the ground pin to the most solid ground in the system.
- Do not connect the trace that connects the oscillator and the ground plane to any other circuit element. This tends to make the oscillator unstable.
- Tie XTAL to ground when an external oscillator is clocking the device.

## 5.7 Interface Recommendations

### 5.7.1 SDRAM Controller

### 5.7.1.1 SDRAM Controller Signals in Synchronous Mode

Table 3 shows the behavior of SDRAM signals in synchronous mode.



r	
Signal	Description
SD_SRAS	Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. SD_SRAS should be connected to the corresponding SDRAM SD_SRAS. Do not confuse SD_SRAS with the DRAM controller's SD_CS[1:0], which should not be interfaced to the SDRAM SD_SRAS signals.
SD_SCAS	Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled SD_SCAS on the SDRAM.
DRAMW	DRAM read/write. Asserted for write operations and negated for read operations.
SD_CS[1:0]	Row address strobe. Select each memory block of SDRAMs connected to the MCF5271. One SD_CS signal selects one SDRAM block and connects to the corresponding $\overline{CS}$ signals.
SD_CKE	Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality.
BS[3:0]	Column address strobe. For synchronous operation, $\overline{\text{BS}}$ [3:0] function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
CLKOUT	Bus clock output. Connects to the CLK input of SDRAMs.

#### Table 3. Synchronous DRAM Signal Connections

### 5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5271 Reference Manual* for details on address multiplexing.

### 5.7.2 Ethernet PHY Transceiver Connection

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R\_CNTRL[MII\_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Signal Description	MCF5271 Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[3:0]
Transmit error	ETXER
Collision	ECOL
Carrier sense	ECRS
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[3:0]

#### Table 4. MII Mode



**Mechanicals/Pinouts and Part Numbers** 

## 6.2 Package Dimensions—196 MAPBGA

Figure 4 shows MCF5270/71CVMxxx package dimensions.





Figure 4. 196 MAPBGA Package Dimensions (Case No. 1128A-01)



**Mechanicals/Pinouts and Part Numbers** 

## 6.4 Package Dimensions—160 QFP

Figure 6 shows MCF5270/71CAB80 package dimensions.





- <sup>2</sup> This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or OV<sub>DD</sub>).
- <sup>3</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>4</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and OV<sub>DD</sub>.
- <sup>5</sup> Power supply must maintain regulation within operating  $OV_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > OV_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $OV_{DD}$  and could result in external power supply going out of regulation. Insure external  $OV_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power (ex; no clock).Power supply must maintain regulation within operating  $OV_{DD}$  range during instantaneous and operating maximum current conditions.

### 7.2 Thermal Characteristics

The below table lists thermal resistance values.

Characteristic			196 MAPBGA	160QFP	Unit
Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JMA}$	32 <sup>1,2</sup>	40 <sup>1,2</sup>	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	29 <sup>1,2</sup>	36 <sup>1,2</sup>	°C/W
Junction to board		$\theta_{JB}$	20 <sup>3</sup>	25 <sup>3</sup>	°C/W
Junction to case		θ <sub>JC</sub>	10 <sup>4</sup>	10 <sup>4</sup>	°C/W
Junction to top of package		Ψ <sub>jt</sub>	2 <sup>1,5</sup>	2 <sup>1,5</sup>	°C/W
Maximum operating junction temperature		Тj	104	105	°C

#### **Table 8. Thermal Characteristics**

 $\theta_{JMA}$  and  $\Psi_{jt}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Motorola recommends the use of  $\theta_{JmA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{jt}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

- <sup>2</sup> Per JEDEC JESD51-6 with the board horizontal.
- <sup>3</sup> Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>4</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>5</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature  $(T_I)$  in °C can be obtained from:

$$\Gamma_{J} = T_{A} + (P_{D} \times \Theta_{JMA}) (1)$$

Where:



Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
6	XTAL Load Capacitance <sup>5</sup>		5	30	pF
7	PLL Lock Time <sup>5, 7,13</sup>	t <sub>lpll</sub>	—	750	μS
8	Power-up To Lock Time <sup>5, 6,8</sup> With Crystal Reference (includes 5 time) Without Crystal Reference <sup>9</sup>	t <sub>lplk</sub>		11 750	ms μs
9	1:1 Mode Clock Skew (between CLKOUT and EXTAL) <sup>10</sup>	t <sub>skew</sub>	-1	1	ns
10	Duty Cycle of reference <sup>5</sup>	t <sub>dc</sub>	40	60	%
11	Frequency un-LOCK Range	f <sub>UL</sub>	-3.8	4.1	% f <sub>sys/2</sub>
12	Frequency LOCK Range	f <sub>LCK</sub>	-1.7	2.0	% f <sub>sys/2</sub>
13	CLKOUT Period Jitter, <sup>5, 6, 8,11, 12</sup> Measured at f <sub>sys/2</sub> Max Peak-to-peak Jitter (Clock edge to clock edge) Long Term Jitter (Averaged over 2 ms interval)	C <sub>jitter</sub>		5.0 .01	% f <sub>sys/2</sub>
14	Frequency Modulation Range Limit <sup>13,14</sup> (f <sub>sys/2</sub> Max must not be exceeded)	C <sub>mod</sub>	0.8	2.2	%f <sub>sys/2</sub>
15	ICO Frequency. $f_{ico} = f_{ref} \times 2 \times (MFD+2)^{15}$	f <sub>ico</sub>	48	150	MHz

Table 10. HiP7 PLLMRFM Electrical Speci	fications <sup>1</sup> (continued)
---	------------------------------------


1 All values given are initial design targets and subject to change.

2 All internal registers retain data at 0 Hz.

<sup>3</sup> "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.

- 4 Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below fLOR with default MFD/RFD settings.
- <sup>5</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.
- 7 This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 8 Assuming a reference is available at power up, lock time is measured from the time V<sub>DD</sub> and V<sub>DDSYN</sub> are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the
- crystal start up time must be added to the PLL lock time to determine the total start-up time.  $t_{ipli} = (64 * 4 * 5 + 5 \tau) T_{ref}$ , where  $T_{ref} = 1/F_{ref\_crystal} = 1/F_{ref\_ext} = 1/F_{ref\_1:1}$ , and  $\tau = 1.57 \times 10^{-6} 2(MFD + 10^{-6} T_{ref})$ 9 2).
- <sup>10</sup> PLL is operating in 1:1 PLL mode.
- <sup>11</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys/2</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via VDDSYN and VSSSYN and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- <sup>12</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.
- <sup>13</sup> Modulation percentage applies over an interval of 10µs, or equivalently the modulation rate is 100KHz. <sup>14</sup> Modulation rate selected must not result in  $f_{svs/2}$  value greater than the  $f_{svs/2}$  maximum specified value.
- Modulation range determined by hardware design. <sup>15</sup>  $f_{sys/2} = f_{ico} / (2 * 2^{RFD})$

Timings listed in Table 11 are shown in Figure 7.



\* The timings are also valid for inputs sampled on the negative clock edge.

7.6 **Processor Bus Output Timing Specifications** 

Table 12 lists processor bus output timings.

Name	Characteristic	Symbol	Min	Max	Unit	
	Control Outputs					
B6a	CLKOUT high to chip selects valid <sup>1</sup>	t <sub>CHCV</sub>	_	0.5t <sub>CYC</sub> +5	ns	
B6b	CLKOUT high to byte enables (BS[3:0]) valid <sup>2</sup>	t <sub>CHBV</sub>	_	0.5t <sub>CYC</sub> +5	ns	
B6c	CLKOUT high to output enable ( $\overline{OE}$ ) valid <sup>3</sup>	t <sub>CHOV</sub>	_	0.5t <sub>CYC</sub> +5	ns	
B7	CLKOUT high to control output (BS[3:0], OE) invalid	t <sub>CHCOI</sub>	0.5t <sub>CYC</sub> +1.5		ns	
B7a	CLKOUT high to chip selects invalid	t <sub>CHCI</sub>	0.5t <sub>CYC</sub> +1.5	—	ns	




Name	Characteristic	Symbol	Min	Мах	Unit		
	Address and Attribute Outputs						
B8	CLKOUT high to address (A[23:0]) and control ( $\overline{TS}$ , TSIZ[1:0], TIP, R/W) valid	t <sub>CHAV</sub>	—	9	ns		
B9	CLKOUT high to address (A[23:0]) and control ( $\overline{TS}$ , TSIZ[1:0], TIP, R/W) invalid	t <sub>CHAI</sub>	1.5	_	ns		
	Data Outputs						
B11	CLKOUT high to data output (D[31:0]) valid	t <sub>CHDOV</sub>		9	ns		
B12	CLKOUT high to data output (D[31:0]) invalid	t <sub>CHDOI</sub>	1.5	—	ns		
B13	CLKOUT high to data output (D[31:0]) high impedance	t <sub>CHDOZ</sub>		9	ns		

### Table 12. External Bus Output Timing Specifications (continued)

CS transitions after the falling edge of CLKOUT.
 BS transitions after the falling edge of CLKOUT.
 OE transitions after the falling edge of CLKOUT.





Read/write bus timings listed in Table 12 are shown in Figure 8, Figure 9, and Figure 10.

Figure 8. Read/Write (Internally Terminated) SRAM Bus Timing



Figure 11 shows an SDRAM read cycle.




Figure	11.	SDRAM	Read	Cycle
--------	-----	-------	------	-------

NUM	Characteristic	Symbol	Min	Max	Unit
D1	CLKOUT high to SDRAM address valid	t <sub>CHDAV</sub>	—	9	ns
D2	CLKOUT high to SDRAM control valid	t <sub>CHDCV</sub>	_	9	ns
D3	CLKOUT high to SDRAM address invalid	t <sub>CHDAI</sub>	1.5	—	ns
D4	CLKOUT high to SDRAM control invalid	t <sub>CHDCI</sub>	1.5	—	ns
D5	SDRAM data valid to CLKOUT high	t <sub>DDVCH</sub>	4	—	ns
D6	CLKOUT high to SDRAM data invalid	t <sub>CHDDI</sub>	1.5	—	ns
D7 <sup>1</sup>	CLKOUT high to SDRAM data valid	t <sub>CHDDVW</sub>	_	9	ns
D8 <sup>1</sup>	CLKOUT high to SDRAM data invalid	t <sub>CHDDIW</sub>	1.5	_	ns

<sup>1</sup> D7 and D8 are for write cycles only.






Figure 12. SDRAM Write Cycle

## 7.7 General Purpose I/O Timing

#### Table 14. GPIO Timing<sup>1</sup>

NUM	Characteristic	Symbol	Min	Max	Unit
G1	CLKOUT High to GPIO Output Valid	t <sub>CHPOV</sub>	_	10	ns
G2	CLKOUT High to GPIO Output Invalid	t <sub>CHPOI</sub>	1.5	_	ns
G3	GPIO Input Valid to CLKOUT High	t <sub>PVCH</sub>	9	_	ns
G4	CLKOUT High to GPIO Input Invalid	t <sub>CHPI</sub>	1.5		ns

<sup>1</sup> GPIO pins include: INT, UART, Timer, DREQn and DACKn pins.



### 7.10.4 MII Serial Management Channel Timing (EMDIO and EMDC)

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Num	Characteristic	Min	Max	Unit
M10	EMDC falling edge to EMDIO output invalid (minimum propagation delay)	0	—	ns
M11	EMDC falling edge to EMDIO output valid (max prop delay)	_	25	ns
M12	EMDIO (input) to EMDC rising edge setup	10	—	ns
M13	EMDIO (input) to EMDC rising edge hold	0	—	ns
M14	EMDC pulse width high	40%	60%	MDC period
M15	EMDC pulse width low	40%	60%	MDC period

Figure 19 shows MII serial management channel timings listed in Table 21.







Figure 19. MII Serial Management Channel Timing Diagram












Figure 24. TRST Timing



## 7.14 Debug AC Timing Specifications

Table 25 lists specifications for the debug AC timing parameters shown in Figure 26.

Num	Characteristic	150 MHz		Units	
Num	Characteristic		Max		
DE0	PSTCLK cycle time	—	0.5	t <sub>cyc</sub>	
DE1	PST valid to PSTCLK high	4	—	ns	
DE2	PSTCLK high to PST invalid	1.5	—	ns	
DE3	DSCLK cycle time	5		t <sub>cyc</sub>	
DE4	DSI valid to DSCLK high	1	—	t <sub>cyc</sub>	
DE5 <sup>1</sup>	DSCLK high to DSO invalid	4	—	t <sub>cyc</sub>	
DE6	BKPT input data setup time to CLKOUT rise	4	—	ns	
DE7	CLKOUT high to BKPT high Z	0	10	ns	
<sup>1</sup> DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK					

#### Table 25. Debug AC Timing Specification

DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

#### Figure 25 shows real-time trace timing for the values in Table 25.




Figure 25. Real-Time Trace AC Timing

Figure 26 shows BDM serial port AC timing for the values in Table 25.






Figure 26. BDM Serial Port AC Timing

# 8 Documentation

Documentation regarding the MCF5271 and their development support tools is available from a local Freescale distributor, a Freescale semiconductor sales office, the Freescale Literature Distribution Center, or through the Freescale web address at http://www.freescale.com/coldfire.

# 9 Document Revision History

The below table provides a revision history for this document.

Rev. No.	Substantive Change(s)		
0	Initial release		
1	<ul><li>Fixed several clock values.</li><li>Updated Signal List table</li></ul>		
1.1	• Removed duplicate information in the module description sections. The information is all in the Signals Description Table.		
1.2	<ul> <li>Removed detailed signal description section. This information can be found in the MCF5271RM Chapter 2.</li> <li>Removed detailed feature list. This information can be found in the MCF5271RM Chapter 1.</li> <li>Changed instances of Motorola to Freescale</li> <li>Added values for 'Maximum operating junction temperature' in Table 8.</li> <li>Added typical values for 'Core operating supply current (master mode)' in Table 9.</li> <li>Added typical values for 'Pad operating supply current (master mode)' in Table 9.</li> <li>Removed unnecessary PLL specifications, #6-9, in Table 10.</li> </ul>		



**Document Revision History**