

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Not For New Designs
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	EBI/EMI, Ethernet, I²C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	97
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5271cvm150

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MCF5271 Family Configurations

# 1 MCF5271 Family Configurations

Table 1. MCF5271 Family Configurations

Module	MCE5270	MCE5271
module	101 3270	
ColdFire V2 Core with EMAC and Hardware Divide	×	x
System Clock	150	MHz
Performance (Dhrystone/2.1 MIPS)	14	14
Instruction/Data Cache	8 Kb	oytes
Static RAM (SRAM)	64 K	bytes
Interrupt Controllers (INTC)	2	2
Edge Port Module (EPORT)	х	х
External Interface Module (EIM)	х	х
4-channel Direct-Memory Access (DMA)	х	х
SDRAM Controller	х	х
Fast Ethernet Controller (FEC)	х	х
Hardware Encryption	— x	
Watchdog Timer (WDT)	х	х
Four Periodic Interrupt Timers (PIT)	х	x
32-bit DMA Timers	4	4
QSPI	х	x
UART(s)	3	3
l <sup>2</sup> C	х	х
General Purpose I/O Module (GPIO)	х	x
JTAG - IEEE 1149.1 Test Access Port	х	х
Package	160 QFP, 196 MAPBGA	160 QFP, 196 MAPBGA

# 2 Block Diagram

The superset device in the MCF5271 family comes in a 196 mold array plastic ball grid array (MAPBGA) package. Figure 1 shows a top-level block diagram of the MCF5271.



**Block Diagram** 



Figure 1. MCF5271 Block Diagram



Features

# 3 Features

For a detailed feature list see the MCF5271 Reference Manual (MCF5271RM).

# 4 Signal Descriptions

This section describes signals that connect off chip, including a table of signal properties. For a more detailed discussion of the MCF5271 signals, consult the *MCF5271 Reference Manual* (MCF5271RM).

# 4.1 Signal Properties

Table 4 lists all of the signals grouped by function. The "Dir" column is the direction for the primary function of the pin. Refer to Section 6, "Mechanicals/Pinouts and Part Numbers," for package diagrams.

# NOTE

In this table and throughout this document a single signal within a group is designated without square brackets (i.e., A24), while designations for multiple signals within a group use brackets (i.e., A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

# NOTE

The primary functionality of a pin is not necessarily its default functionality. Pins that are muxed with GPIO will default to their GPIO functionality.

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA		
Reset								
RESET	_			Ι	83	N13		
RSTOUT	_	_	_	0	82	P13		
Clock								
EXTAL	_	_	_	Ι	86	M14		
XTAL	_	_	_	0	85	N14		
CLKOUT	_	—	—	0	89	K14		
Mode Selection								
CLKMOD[1:0]	_	_	_	Ι	20,21	G5,H5		
RCON	—	_	_	Ι	79	K10		
External Memory Interface and Ports								
A[23:21]	PADDR[7:5]	<u>CS</u> [6:4]		0	126, 125, 124	B11, C11, D11		

Table 2. MCF5270 and MCF5271 Signal Information and Muxing



Signal	Description
SD_SRAS	Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. SD_SRAS should be connected to the corresponding SDRAM SD_SRAS. Do not confuse SD_SRAS with the DRAM controller's SD_CS[1:0], which should not be interfaced to the SDRAM SD_SRAS signals.
SD_SCAS	Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled SD_SCAS on the SDRAM.
DRAMW	DRAM read/write. Asserted for write operations and negated for read operations.
SD_CS[1:0]	Row address strobe. Select each memory block of SDRAMs connected to the MCF5271. One $\overline{SD}_{CS}$ signal selects one SDRAM block and connects to the corresponding $\overline{CS}$ signals.
SD_CKE	Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality.
<u>BS</u> [3:0]	Column address strobe. For synchronous operation, $\overline{\text{BS}}$ [3:0] function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
CLKOUT	Bus clock output. Connects to the CLK input of SDRAMs.

### Table 3. Synchronous DRAM Signal Connections

# 5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5271 Reference Manual* for details on address multiplexing.

# 5.7.2 Ethernet PHY Transceiver Connection

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R\_CNTRL[MII\_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Signal Description	MCF5271 Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[3:0]
Transmit error	ETXER
Collision	ECOL
Carrier sense	ECRS
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[3:0]

### Table 4. MII Mode



**Mechanicals/Pinouts and Part Numbers** 

# 6.2 Package Dimensions—196 MAPBGA

Figure 4 shows MCF5270/71CVMxxx package dimensions.



Figure 4. 196 MAPBGA Package Dimensions (Case No. 1128A-01)



# 6.3 Pinout—160 QFP

Figure 5 shows a pinout of the MCF5271CABxxx package.



Figure 5. MCF5270/71CABxxx Pinout (160 QFP)



 $T_A$ = Ambient Temperature, °C  $\Theta_{JMA}$ = Package Thermal Resistance, Junction-to-Ambient, °C/W  $P_D = P_{INT} + P_{I/O}$   $P_{INT} = I_{DD} \times V_{DD}$ , Watts - Chip Internal Power  $P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

 $P_{\rm D} = \mathbf{K} \div (\mathbf{T}_{\rm J} + 273^{\circ}C) \quad (2)$ 

Solving equations 1 and 2 for K gives:

 $K = P_D \times (T_A + 273 \text{ °C}) + \Theta_{JMA} \times P_D^2 (3)$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

# 7.3 DC Electrical Specifications

## Table 9. DC Electrical Specifications<sup>1</sup>

Characteristic	Symbol	Min	Typical	Max	Unit
Core Supply Voltage	V <sub>DD</sub>	1.4	—	1.6	V
Pad Supply Voltage	OV <sub>DD</sub>	3.0		3.6	V
PLL Supply Voltage	V <sub>DDPLL</sub>	3.0		3.6	V
Input High Voltage	V <sub>IH</sub>	$0.7 \times \text{OV}_{\text{DD}}$		3.65	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> – 0.3	_	$0.35\times\text{OV}_\text{DD}$	V
Input Hysteresis	V <sub>HYS</sub>	$0.06\times\text{OV}_\text{DD}$	_	—	mV
Input Leakage Current $V_{in} = V_{DD}$ or $V_{SS}$ , Input-only pins	l <sub>in</sub>	-1.0	_	1.0	μA
High Impedance (Off-State) Leakage Current $V_{in} = V_{DD}$ or $V_{SS}$ , All input/output and output pins	I <sub>OZ</sub>	-1.0	_	1.0	μΑ
Output High Voltage (All input/output and all output pins) I <sub>OH</sub> = -5.0 mA	V <sub>OH</sub>	OV <sub>DD</sub> - 0.5	_	—	V
Output Low Voltage (All input/output and all output pins) $I_{OL} = 5.0 \text{mA}$	V <sub>OL</sub>	_	_	0.5	V
Weak Internal Pull Up Device Current, tested at $V_{IL}$ Max. <sup>2</sup>	I <sub>APU</sub>	-10		- 130	μA
Input Capacitance <sup>3</sup> All input-only pins All input/output (three-state) pins	C <sub>in</sub>		_	7 7	pF



Characteristic	Symbol	Min	Typical	Мах	Unit
Load Capacitance <sup>4</sup> Low drive strength High drive strength	CL			25 50	pF pF
Core Operating Supply Current <sup>5</sup> Master Mode	I <sub>DD</sub>	_	135	150	mA
Pad Operating Supply Current Master Mode Low Power Modes	OI <sub>DD</sub>		100 TBD		mA μA
DC Injection Current <sup>3, 6, 7, 8</sup> $V_{NEGCLAMP} = V_{SS} - 0.3 V$ , $V_{POSCLAMP} = V_{DD} + 0.3$ Single Pin Limit Total processor Limit, Includes sum of all stressed pins	I <sub>IC</sub>	-1.0 -10		1.0 10	mA mA

### Table 9. DC Electrical Specifications<sup>1</sup> (continued)

<sup>1</sup> Refer to Table 10 for additional PLL specifications.

<sup>2</sup> Refer to the MCF5271 signals section for pins having weak internal pull-up devices.

<sup>3</sup> This parameter is characterized before qualification rather than 100% tested.

<sup>4</sup> pF load ratings are based on DC loading and are provided as an indication of driver strength. High speed interfaces require transmission line analysis to determine proper drive strength and termination. See <u>High Speed Signal Propagation:</u> <u>Advanced Black Magic</u> by Howard W. Johnson for design guidelines.

<sup>5</sup> Current measured at maximum system clock frequency, all modules active, and default drive strength with matching load.

 $^{6}$  All functional non-supply pins are internally clamped to V<sub>SS</sub> and their respective V<sub>DD</sub>.

<sup>7</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>8</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Insure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, at power-up, system clock is not present during the power-up sequence until the PLL has attained lock.

# 7.4 Oscillator and PLLMRFM Electrical Characteristics

### Table 10. HiP7 PLLMRFM Electrical Specifications<sup>1</sup>

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
1	PLL Reference Frequency Range Crystal reference External reference 1:1 mode (NOTE: $f_{sys/2} = 2 \times f_{ref_1:1}$ )	f <sub>ref_crystal</sub> f <sub>ref_ext</sub> f <sub>ref_1:1</sub>	8 8 24	25 25 75	MHz
2	Core frequency CLKOUT Frequency <sup>2</sup> External reference On-Chip PLL Frequency	f <sub>sys</sub> f <sub>sys/2</sub>	0 f <sub>ref</sub> ÷ 32	150 75 75	MHz MHz MHz
3	Loss of Reference Frequency 3, 5	f <sub>LOR</sub>	100	1000	kHz
4	Self Clocked Mode Frequency <sup>4, 5</sup>	f <sub>SCM</sub>	10.25	15.25	MHz
5	Crystal Start-up Time <sup>5, 6</sup>	t <sub>cst</sub>	_	10	ms



# 7.5 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

## NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Name	Characteristic <sup>1</sup>	Symbol	Min	Max	Unit
freq	System bus frequency	f <sub>sys/2</sub>	50	75	MHz
B0	CLKOUT period	t <sub>cyc</sub>		1/75	ns
	Control Inputs				
B1a	Control input valid to CLKOUT high <sup>2</sup>	t <sub>CVCH</sub>	9	_	ns
B1b	BKPT valid to CLKOUT high <sup>3</sup>	t <sub>BKVCH</sub>	9	—	ns
B2a	CLKOUT high to control inputs invalid <sup>2</sup>	t <sub>CHCII</sub>	0	—	ns
B2b	CLKOUT high to asynchronous control input BKPT invalid <sup>3</sup>	t <sub>BKNCH</sub>	0	—	ns
	Data Inputs				
B4	Data input (D[31:0]) valid to CLKOUT high	t <sub>DIVCH</sub>	4	_	ns
B5	CLKOUT high to data input (D[31:0]) invalid	t <sub>CHDII</sub>	0	_	ns

### Table 11. Processor Bus Input Timing Specifications

<sup>1</sup> Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

 $^2$  TEA and TA pins are being referred to as control inputs.

<sup>3</sup> Refer to figure A-19.



Characteristic	Symbol	Min	Max	Unit			
Address and Attribute Outputs							
CLKOUT high to address (A[23:0]) and control ( $\overline{TS}$ , $\overline{TSIZ}$ [1:0], $\overline{TIP}$ , R/W) valid	t <sub>CHAV</sub>	_	9	ns			
$\frac{\text{CLKOUT high to address (A[23:0]) and control (}\overline{\text{TS},}}{\text{TSIZ}[1:0], \overline{\text{TIP}}, R/W)}$ invalid		1.5	_	ns			
Data Outputs							
CLKOUT high to data output (D[31:0]) valid	t <sub>CHDOV</sub>	—	9	ns			
CLKOUT high to data output (D[31:0]) invalid	t <sub>CHDOI</sub>	1.5		ns			
CLKOUT high to data output (D[31:0]) high impedance	t <sub>CHDOZ</sub>	_	9	ns			
	Characteristic         Address and Attribute C         CLKOUT high to address (A[23:0]) and control (TS,         TSIZ[1:0], TIP, R/W) valid         CLKOUT high to address (A[23:0]) and control (TS,         TSIZ[1:0], TIP, R/W) invalid         Data Outputs         CLKOUT high to data output (D[31:0]) valid         CLKOUT high to data output (D[31:0]) invalid         CLKOUT high to data output (D[31:0]) high impedance	Characteristic       Symbol         Address and Attribute Outputs         CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) valid       t <sub>CHAV</sub> CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalid       t <sub>CHAI</sub> Data Outputs         CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalid         Data Outputs         CLKOUT high to data output (D[31:0]) valid         t <sub>CHDOV</sub> CLKOUT high to data output (D[31:0]) invalid         t <sub>CHDOU</sub> CLKOUT high to data output (D[31:0]) invalid         t <sub>CHDOU</sub>	CharacteristicSymbolMinAddress and Attribute OutputsCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) validtcHAVCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtcHAI1.5Data OutputsCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtcHAIData OutputsCLKOUT high to data output (D[31:0]) validtcHDOVCLKOUT high to data output (D[31:0]) invalidtcHDOI1.5CLKOUT high to data output (D[31:0]) invalidtcHDOI1.5CLKOUT high to data output (D[31:0]) invalidtcHDOITI colspan="2">TI colspan="2"TI colspan="2">TI colspan="2"TI colspan="2" <td>CharacteristicSymbolMinMaxAddress and Attribute OutputsCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) validtchav-9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav1.5-Data OutputsCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav1.5-CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to data output (D[31:0]) validtchav9Wince for the firm of a (0140) UT</br></td>	CharacteristicSymbolMinMaxAddress and Attribute OutputsCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) validtchav-9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav1.5-Data OutputsCLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav1.5-CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to address (A[23:0]) and control (TS, TSIZ[1:0], TIP, R/W) invalidtchav9CLKOUT high to address (A[23:0]) and control (TS, 			

## Table 12. External Bus Output Timing Specifications (continued)

CS transitions after the falling edge of CLKOUT.
 BS transitions after the falling edge of CLKOUT.
 OE transitions after the falling edge of CLKOUT.



Figure 11 shows an SDRAM read cycle.



Figure	11.	SDRAM	Read	Cycle
--------	-----	-------	------	-------

NUM	Characteristic	Symbol	Min	Max	Unit
D1	CLKOUT high to SDRAM address valid	t <sub>CHDAV</sub>	_	9	ns
D2	CLKOUT high to SDRAM control valid	t <sub>CHDCV</sub>	_	9	ns
D3	CLKOUT high to SDRAM address invalid	t <sub>CHDAI</sub>	1.5	_	ns
D4	CLKOUT high to SDRAM control invalid	t <sub>CHDCI</sub>	1.5	_	ns
D5	SDRAM data valid to CLKOUT high	t <sub>DDVCH</sub>	4	_	ns
D6	CLKOUT high to SDRAM data invalid	t <sub>CHDDI</sub>	1.5	_	ns
D7 <sup>1</sup>	CLKOUT high to SDRAM data valid	t <sub>CHDDVW</sub>	_	9	ns
D8 <sup>1</sup>	CLKOUT high to SDRAM data invalid	t <sub>CHDDIW</sub>	1.5	_	ns

<sup>1</sup> D7 and D8 are for write cycles only.





Figure 12. SDRAM Write Cycle

# 7.7 General Purpose I/O Timing

## Table 14. GPIO Timing<sup>1</sup>

NUM	Characteristic	Symbol	Min	Мах	Unit
G1	CLKOUT High to GPIO Output Valid	t <sub>CHPOV</sub>	_	10	ns
G2	CLKOUT High to GPIO Output Invalid	t <sub>CHPOI</sub>	1.5	—	ns
G3	GPIO Input Valid to CLKOUT High	t <sub>PVCH</sub>	9	—	ns
G4	CLKOUT High to GPIO Input Invalid	t <sub>CHPI</sub>	1.5	—	ns

<sup>1</sup> GPIO pins include: INT, UART, Timer, DREQn and DACKn pins.





# 7.9 I<sup>2</sup>C Input/Output Timing Specifications

Table 16 lists specifications for the  $I^2C$  input timing parameters shown in Figure 15.

Table 16. I <sup>2</sup> C Input	<b>Timing Specifications</b>	between I2C	_SCL and I2C	_SDA
----------------------------------	------------------------------	-------------	--------------	------

Num	Characteristic	Min	Max	Units
1	Start condition hold time	2	_	t <sub>cyc</sub>
12	Clock low period	8	—	t <sub>cyc</sub>
13	I2C_SCL/I2C_SDA rise time (V <sub>IL</sub> = 0.5 V to V <sub>IH</sub> = 2.4 V)	_	1	ms
14	Data hold time	0	—	ns
15	I2C_SCL/I2C_SDA fall time ( $V_{IH} = 2.4$ V to $V_{IL} = 0.5$ V)	_	1	ms
16	Clock high time	4	—	t <sub>cyc</sub>
17	Data setup time	0	—	ns
18	Start condition setup time (for repeated start condition only)	2	_	t <sub>cyc</sub>
19	Stop condition setup time	2	_	t <sub>cyc</sub>

Table 17 lists specifications for the  $I^2C$  output timing parameters shown in Figure 15.

Table 17. l <sup>2</sup>	<sup>2</sup> C Output	Timing	Specifications	between I2C	_SCL and I2C	_SDA
--------------------------	-----------------------	--------	----------------	-------------	--------------	------

Num	Characteristic	Min	Max	Units
11 <sup>1</sup>	Start condition hold time	6	-	t <sub>cyc</sub>
12 <sup>1</sup>	Clock low period	10	_	t <sub>cyc</sub>
13 <sup>2</sup>	I2C_SCL/I2C_SDA rise time (V <sub>IL</sub> = 0.5 V to V <sub>IH</sub> = 2.4 V)	—	_	μs
14 <sup>1</sup>	Data hold time	7	_	t <sub>cyc</sub>
15 <sup>3</sup>	I2C_SCL/I2C_SDA fall time (V <sub>IH</sub> = 2.4 V to V <sub>IL</sub> = 0.5 V)	—	3	ns
16 <sup>1</sup>	Clock high time	10	_	t <sub>cyc</sub>
17 <sup>1</sup>	Data setup time	2	_	t <sub>cyc</sub>
18 <sup>1</sup>	Start condition setup time (for repeated start condition only)	20	_	t <sub>cyc</sub>
19 <sup>1</sup>	Stop condition setup time	10	_	t <sub>cyc</sub>

Note: Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 17. The  $I^2C$  interface is designed to scale the actual data transition time to move it to the middle of the I2C\_SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 17 are minimum values.

<sup>2</sup> Because I2C\_SCL and I2C\_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C\_SCL or I2C\_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

<sup>3</sup> Specified at a nominal 50-pF load.

Figure 15 shows timing for the values in Table 16 and Table 17.

1



# 7.10.2 MII Transmit Signal Timing (ETXD[3:0], ETXEN, ETXER, ETXCLK)

Table 19 lists MII transmit channel timings.

The transmitter functions correctly up to a ETXCLK maximum frequency of 25 MHz +1%. The processor clock frequency must exceed twice the ETXCLK frequency.

Num	Characteristic	Min	Мах	Unit
M5	ETXCLK to ETXD[3:0], ETXEN, ETXER invalid	5		ns
M6	ETXCLK to ETXD[3:0], ETXEN, ETXER valid		25	ns
M7	ETXCLK pulse width high	35%	65%	ETXCLK period
M8	ETXCLK pulse width low	35%	65%	ETXCLK period

### Table 19. MII Transmit Signal Timing

Figure 17 shows MII transmit signal timings listed in Table 19.



Figure 17. MII Transmit Signal Timing Diagram

# 7.10.3 MII Async Inputs Signal Timing (ECRS and ECOL)

Table 20 lists MII asynchronous inputs signal timing.

```
        Table 20. MII Async Inputs Signal Timing
```

Num	Characteristic	Min	Мах	Unit
M9	ECRS, ECOL minimum pulse width	1.5		ETXCLK period

Figure 18 shows MII asynchronous input timings listed in Table 20.



Figure 18. MII Async Inputs Timing Diagram



# 7.10.4 MII Serial Management Channel Timing (EMDIO and EMDC)

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Num	Characteristic	Min	Max	Unit
M10	EMDC falling edge to EMDIO output invalid (minimum propagation delay)	0	—	ns
M11	EMDC falling edge to EMDIO output valid (max prop delay)	—	25	ns
M12	EMDIO (input) to EMDC rising edge setup	10	—	ns
M13	EMDIO (input) to EMDC rising edge hold	0	—	ns
M14	EMDC pulse width high	40%	60%	MDC period
M15	EMDC pulse width low	40%	60%	MDC period

Table 21. MII Serial Management Channel	Timing
---	--------

Figure 19 shows MII serial management channel timings listed in Table 21.



Figure 19. MII Serial Management Channel Timing Diagram



# 7.13 JTAG and Boundary Scan Timing

Table 24. JTAG and Boundary Scan Timing

Num	Characteristics <sup>1</sup>	Symbol	Min	Max	Unit
J1	TCLK Frequency of Operation	f <sub>JCYC</sub>	DC	1/4	f <sub>sys/2</sub>
J2	TCLK Cycle Period	t <sub>JCYC</sub>	4	—	t <sub>CYC</sub>
J3	TCLK Clock Pulse Width	t <sub>JCW</sub>	26	—	ns
J4	TCLK Rise and Fall Times	t <sub>JCRF</sub>	0	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise	t <sub>BSDST</sub>	4	—	ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	t <sub>BSDHT</sub>	26	—	ns
J7	TCLK Low to Boundary Scan Output Data Valid	t <sub>BSDV</sub>	0	33	ns
J8	TCLK Low to Boundary Scan Output High Z	t <sub>BSDZ</sub>	0	33	ns
J9	TMS, TDI Input Data Setup Time to TCLK Rise	t <sub>TAPBST</sub>	4	—	ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	t <sub>TAPBHT</sub>	10	—	ns
J11	TCLK Low to TDO Data Valid	t <sub>TDODV</sub>	0	26	ns
J12	TCLK Low to TDO High Z	t <sub>TDODZ</sub>	0	8	ns
J13	TRST Assert Time	t <sub>TRSTAT</sub>	100		ns
J14	TRST Setup Time (Negation) to TCLK High	t <sub>TRSTST</sub>	10	_	ns

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, specific timing is not associated with it.



Figure 21. Test Clock Input Timing











Figure 24. TRST Timing



# 7.14 Debug AC Timing Specifications

Table 25 lists specifications for the debug AC timing parameters shown in Figure 26.

Num	Characteristic		MHz	Unite	
Num			Max	Units	
DE0	PSTCLK cycle time		0.5	t <sub>cyc</sub>	
DE1	PST valid to PSTCLK high	4	—	ns	
DE2	PSTCLK high to PST invalid	1.5	—	ns	
DE3	DSCLK cycle time	5	—	t <sub>cyc</sub>	
DE4	DSI valid to DSCLK high	1	_	t <sub>cyc</sub>	
DE5 <sup>1</sup>	DSCLK high to DSO invalid	4	—	t <sub>cyc</sub>	
DE6	BKPT input data setup time to CLKOUT rise	4	—	ns	
DE7	CLKOUT high to BKPT high Z	0	10	ns	
	and DSI are synchronized internally. D4 is measured t	from the	synchroni		

### Table 25. Debug AC Timing Specification

DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of CLKOUT.

### Figure 25 shows real-time trace timing for the values in Table 25.



Figure 25. Real-Time Trace AC Timing

Figure 26 shows BDM serial port AC timing for the values in Table 25.



\_\_\_\_\_

**Document Revision History** 



### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH

Freescale Habietter Deutschland Gmt Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF5271EC Rev. 4 08/2009 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

