

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product StatusOkosleteCore ProcessorColfire V2Core SizeS2-Bit Single-CoreSpeedISOMHzConnectivityEBI/EMI, Ethernet, PC, SPI, UART/USARTPripheralsDMA, WDTNumber of I/O97Program Memory Size-Program Memory TypeRoMlessEBRPOM Size-Voltage Supply (Vcc/Vdd)1.4V ~ 3.6VVoltage Supply (Vcc/Vdd)1.4V ~ 3.6VOrarding TypeScenarioOperating Type-Number of Lype-Outing Type-Supplier Devices-Supplier Devices-Supplier Devices1.6L BGASupplier Devices1.6L BGASupplier Devices1.9L BGA (15x15)Prechase UBLIbs://www.schlicustintype.semiconductors/pcoling	Details	
Core Size32-Bit Single-CoreSpeed150MHzConnectivityEBI/EMI, Ethernet, I²C, SPI, UART/USARTPeripheralsDMA, WDTNumber of I/O97Program Memory Size-Program Memory TypeROMlessEEPROM Size-Nutage - Supply (Vcc/Vdd)1.4V ~ 3.6VVoltage - Supply (Vcc/Vdd)1.4V ~ 3.6VDoerating Temperature-Operating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	Product Status	Obsolete
Speed150MHzConnectivityEBI/EMI, Ethernet, I²C, SPI, UART/USARTPeripheralsDMA, WDTNumber of I/O97Program Memory Size-Program Memory TypeROMIessEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	Core Processor	Coldfire V2
ConnectivityEBI/EMI, Ethernet, I°C, SPI, UART/USARTPeripheralsDMA, WDTNumber of I/O97Program Memory Size-Program Memory TypeROMIessEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	Core Size	32-Bit Single-Core
PeripheralsDMA, WDTNumber of I/O97Program Memory Size-Program Memory TypeROMlessEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting Type196-LBGA (15x15)	Speed	150MHz
Number of I/O97Program Memory Size-Program Memory TypeROMlessEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting Type196-LBGA (15x15)	Connectivity	EBI/EMI, Ethernet, I²C, SPI, UART/USART
Program Memory Size-Program Memory TypeROMlessEEPROM Size-RAM Size64K × 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	Peripherals	DMA, WDT
Program Memory TypeROMlessEEPROM Size-RAM Size64K x 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	Number of I/O	97
EEPROM Size-RAM Size64K × 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	Program Memory Size	-
RAM Size64K × 8Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGASupplier Device Package196-LBGA (15x15)	Program Memory Type	ROMIess
Voltage - Supply (Vcc/Vdd)1.4V ~ 3.6VData Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGA (15x15)	EEPROM Size	-
Data Converters-Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGASupplier Device Package196-LBGA (15x15)	RAM Size	64K x 8
Oscillator TypeExternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGASupplier Device Package196-LBGA (15x15)	Voltage - Supply (Vcc/Vdd)	1.4V ~ 3.6V
Operating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case196-LBGASupplier Device Package196-LBGA (15x15)	Data Converters	-
Mounting Type     Surface Mount       Package / Case     196-LBGA       Supplier Device Package     196-LBGA (15x15)	Oscillator Type	External
Package / Case     196-LBGA       Supplier Device Package     196-LBGA (15x15)	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package 196-LBGA (15x15)	Mounting Type	Surface Mount
	Package / Case	196-LBGA
Purchase URL https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5271cvm150j	Supplier Device Package	196-LBGA (15x15)
	Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf5271cvm150j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MCF5271 Family Configurations

# 1 MCF5271 Family Configurations

Table 1. MCF5271 Family Configurations

Medule	MCF5270	MCEEDZA
Module		MCF5271
ColdFire V2 Core with EMAC and Hardware Divide	х	х
System Clock	150	MHz
Performance (Dhrystone/2.1 MIPS)	14	14
Instruction/Data Cache	8 Kt	oytes
Static RAM (SRAM)	64 K	bytes
Interrupt Controllers (INTC)	2	2
Edge Port Module (EPORT)	х	х
External Interface Module (EIM)	х	х
4-channel Direct-Memory Access (DMA)	х	х
SDRAM Controller	х	х
Fast Ethernet Controller (FEC)	х	х
Hardware Encryption	_	х
Watchdog Timer (WDT)	х	х
Four Periodic Interrupt Timers (PIT)	х	х
32-bit DMA Timers	4	4
QSPI	х	х
UART(s)	3	3
I <sup>2</sup> C	х	х
General Purpose I/O Module (GPIO)	х	х
JTAG - IEEE 1149.1 Test Access Port	х	х
Package	160 QFP, 196 MAPBGA	160 QFP, 196 MAPBGA

# 2 Block Diagram

The superset device in the MCF5271 family comes in a 196 mold array plastic ball grid array (MAPBGA) package. Figure 1 shows a top-level block diagram of the MCF5271.



Features

# 3 Features

For a detailed feature list see the MCF5271 Reference Manual (MCF5271RM).

# 4 Signal Descriptions

This section describes signals that connect off chip, including a table of signal properties. For a more detailed discussion of the MCF5271 signals, consult the *MCF5271 Reference Manual* (MCF5271RM).

# 4.1 Signal Properties

Table 4 lists all of the signals grouped by function. The "Dir" column is the direction for the primary function of the pin. Refer to Section 6, "Mechanicals/Pinouts and Part Numbers," for package diagrams.

### NOTE

In this table and throughout this document a single signal within a group is designated without square brackets (i.e., A24), while designations for multiple signals within a group use brackets (i.e., A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

### NOTE

The primary functionality of a pin is not necessarily its default functionality. Pins that are muxed with GPIO will default to their GPIO functionality.

Signal Name	GPIO	GPIO Alternate 1		Dir. <sup>1</sup>	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA					
			Reset								
RESET         —         —         —         I         83         N13											
RSTOUT	_	_		0	82	P13					
Clock											
EXTAL	_	—	_	I	86	M14					
XTAL	_	_	_	0	85	N14					
CLKOUT	_	_	_	0	89	K14					
		Мс	ode Selection	n							
CLKMOD[1:0]	_	—	_	I	20,21	G5,H5					
RCON	_	—	_	Ι	79	K10					
	E	External Mem	nory Interfac	e and	Ports						
A[23:21]	PADDR[7:5]	<u>CS</u> [6:4]		0	126, 125, 124	B11, C11, D11					

Table 2. MCF5270 and MCF5271 Signal Information and Muxing

MCF5271 Integrated Microprocessor Hardware Specification, Rev. 4



Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA						
A[20:0]		Ι	Ι	0	123:115, 112:106, 102:98	A12, B12, C12, A13, B13, B14, C13, C14, D12, D13, D14, E11, E12, E13, E14, F12, F13, F14, G11, G12, G13						
D[31:16]	_	_	_	0	22:30, 33:39	G1, G2, H1, H2, H3, H4, J1, J2, J3, J4, K1, K2, K3, K4, L1, L2						
D[15:8]	PDATAH[7:0]	_	_	0	42:49	M1, N1, M2, N2, P2, L3, M3, N3						
D[7:0]	PDATAL[7:0]	_	_	0	50:52, 56:60	P3, M4, N4, P4, L5, M5, N5, P5						
BS[3:0]	PBS[7:4]	CAS[3:0]	_	0	143:140	B6, C6, D7, C7						
OE	PBUSCTL7	_	_	0	62	N6						
TA	PBUSCTL6	_	_	I	96	H11						
TEA	PBUSCTL5	DREQ1		Ι	—	J14						
R/W	PBUSCTL4	_	_	0	95	J13						
TSIZ1	PBUSCTL3	DACK1		0	—	P6						
TSIZ0	PBUSCTL2	DACK0		0	—	P7						
TS	PBUSCTL1	DACK2	_	0	97	H13						
TIP	PBUSCTL0	DREQ0		0		H12						
		C	hip Selects									
<u>CS</u> [7:4]	PCS[7:4]	_	_	0	_	B9, A10, C10, A11						
<u>CS</u> [3:2]	PCS[3:2]	SD_CS[1:0]	-	0	132,131	A9, C9						
CS1	PCS1	_	_	0	130	B10						
CS0				0	129	D10						
		SDR	AM Control	ler								
SD_WE	PSDRAM5		—	0	92	K13						
SD_SCAS	PSDRAM4	—	—	0	91	K12						
SD_SRAS	PSDRAM3	—	—	0	90	K11						
SD_CKE	PSDRAM2	—	_	0	—	E8						
SD_CS[1:0]	PSDRAM[1:0]			0	_	L12, L13						

### Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)



Signal Descriptions

Signal Name GPIO		Alternate 1	Alternate 2	Dir. <sup>1</sup>	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA					
		Extern	al Interrupts	Port							
IRQ[7:3]	PIRQ[7:3]	—	—	Ι	IRQ7=63 IRQ4=64	N7, M7, L7, P8, N8					
IRQ2	PIRQ2	DREQ2	—	I	_	M8					
IRQ1	PIRQ1	—	—	Ι	65	L8					
FEC											
EMDC PFECI2C3 I2C_SCL U2TXD O 151 D4											
EMDIO	PFECI2C2	I2C_SDA	U2RXD	I/O	150	D5					
ECOL	_	—	—	Ι	9	E2					
ECRS	—	—	—	Ι	8	E1					
ERXCLK	_	—	—	Ι	7	D1					
ERXDV	_	—	—	Ι	6	D2					
ERXD[3:0]	_	—	—	Ι	5:2	D3, C1, C2, B1					
ERXER	_	—	—	0	159	B2					
ETXCLK	—	—	—	Ι	158	A2					
ETXEN	—	—	—	Ι	157	C3					
ETXER	—	—	—	0	156	B3					
ETXD[3:0]	_	—	_	0	155:152	A3, A4, C4, B4					
			l <sup>2</sup> C								
I2C_SDA	PFECI2C1	—	—	I/O	_	J12					
I2C_SCL	PFECI2C0	—	—	I/O	_	J11					
		I	DMA								
DACK[2:0] and DREQ[2:0] do not have a dedicated bond — — — — — — — — — — — — — — — — — — —											
			QSPI								
QSPI_CS1	PQSPI4	SD_CKE		0	139	B7					
QSPI_CS0	PQSPI3	—	—	0	146	A6					
QSPI_CLK	PQSPI2	I2C_SCL	—	0	147	C5					
QSPI_DIN	PQSPI1	I2C_SDA	—	I	148	B5					
QSPI_DOUT	PQSPI0	—	—	0	149	A5					

### Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)



Design Recommendations

Signal Name	gnal Name GPIO Alternate 1		Alternate 2	Dir. <sup>1</sup>	MCF5270 MCF5271 160 QFP	MCF5270 MCF5271 196 MAPBGA					
			Test								
TEST         —         —         —         I         19         F5											
PLL_TEST	_	—	—	Ι	—						
Power Supplies											
VDDPLL			_	Ι	87	M13					
VSSPLL	_	—	—	Ι	84	L14					
OVDD	_		_	I	1, 18, 32, 41, 55, 69, 81, 94, 105, 114, 128, 138, 145	E5, E7, E10, F7, F9, G6, G8, H7, H8, H9, J6, J8, J10, K5, K6, K8					
VSS	_	_	_	I	17, 31, 40, 54, 67, 80, 88, 93, 104, 113, 127, 137, 144, 160	A1, A14, E6, E9, F6, F8, F10, G7, G9, H6, J5, J7, J9, K7, P1, P14					
VDD	_	—	_	Ι	16, 53, 103	D6, F11, G4, L4					

 Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)

<sup>1</sup> Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

<sup>2</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

# 5 Design Recommendations

## 5.1 Layout

- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF5271.
- See application note AN1259, System Design and Layout Techniques for Noise Reduction in Processor-Based Systems.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.

# 5.2 Power Supply

• 33  $\mu$ F, 0.1  $\mu$ F, and 0.01  $\mu$ F across each power supply



r	
Signal	Description
SD_SRAS	Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. SD_SRAS should be connected to the corresponding SDRAM SD_SRAS. Do not confuse SD_SRAS with the DRAM controller's SD_CS[1:0], which should not be interfaced to the SDRAM SD_SRAS signals.
SD_SCAS	Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled SD_SCAS on the SDRAM.
DRAMW	DRAM read/write. Asserted for write operations and negated for read operations.
SD_CS[1:0]	Row address strobe. Select each memory block of SDRAMs connected to the MCF5271. One SD_CS signal selects one SDRAM block and connects to the corresponding $\overline{CS}$ signals.
SD_CKE	Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality.
BS[3:0]	Column address strobe. For synchronous operation, $\overline{\text{BS}}$ [3:0] function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
CLKOUT	Bus clock output. Connects to the CLK input of SDRAMs.

### Table 3. Synchronous DRAM Signal Connections

### 5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5271 Reference Manual* for details on address multiplexing.

### 5.7.2 Ethernet PHY Transceiver Connection

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R\_CNTRL[MII\_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Signal Description	MCF5271 Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[3:0]
Transmit error	ETXER
Collision	ECOL
Carrier sense	ECRS
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[3:0]

#### Table 4. MII Mode

#### MCF5271 Integrated Microprocessor Hardware Specification, Rev. 4

#### Mechanicals/Pinouts and Part Numbers

Signal Description	MCF5271 Pin
Receive error	ERXER
Management channel clock	EMDC
Management channel serial data	EMDIO

Table 4. MII Mode (continued)

The serial mode interface operates in what is generally referred to as AMD mode. The MCF5271 configuration for seven-wire serial mode connections to the external transceiver are shown in Table 5.

Signal Description	MCF5271 Pin
Transmit clock	ETXCLK
Transmit enable	ETXEN
Transmit data	ETXD[0]
Collision	ECOL
Receive clock	ERXCLK
Receive enable	ERXDV
Receive data	ERXD[0]
Unused, configure as PB14	ERXER
Unused input, tie to ground	ECRS
Unused, configure as PB[13:11]	ERXD[3:1]
Unused output, ignore	ETXER
Unused, configure as PB[10:8]	ETXD[3:1]
Unused, configure as PB15	EMDC
Input after reset, connect to ground	EMDIO

Table 5. Seven-Wire Mode Configuration

Refer to the M5271EVB evaluation board user's manual for an example of how to connect an external PHY. Schematics for this board are accessible at the MCF5271 site by navigating to: http://www.freescale.com/coldfire.

### 5.7.3 BDM

Use the BDM interface as shown in the M5271EVB evaluation board user's manual. The schematics for this board are accessible at the Freescale website at: http://www.freescale.com/coldfire.

# 6 Mechanicals/Pinouts and Part Numbers

This section contains drawings showing the pinout and the packaging and mechanical characteristics of the MCF5271 devices. See Table 4 for a list the signal names and pin locations for each device.



## 6.1 Pinout—196 MAPBGA

The following figure shows a pinout of the MCF5270/71CVMxxx package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A		ETXCLK	ETXD3	ETXD2	QSPI_ DOUT	QSPI_CS0	U2RXD	U2TXD	CS3	CS6	CS4	A20	A17		А
В	ERXD0	ERXER	ETXER	ETXD0	QSPI_DIN	BS3	QSPI_CS1	U1CTS	CS7	CS1	A23	A19	A16	A15	в
С	ERXD2	ERXD1	ETXEN	ETXD1	QSCK	BS2	BSO	RTS1	CS2	CS5	A22	A18	A14	A13	с
D	ERXCLK	ERXDV	ERXD3	EMDC	EMDIO	Core VDD_4	BS1	U1RXD1	U1TXD	CS0	A21	A12	A11	A10	D
E	ECRS	ECOL	NC	TIN0	VDD	VSS	VDD	SD_CKE	VSS	VDD	A9	A8	A7	A6	E
F	U0TXD	U0RXD	U0CTS	DTOUT0	TEST		VDD	VSS	VDD	VSS	Core VDD_3	A5	A4	A3	F
G	D31	D30	UORTS	Core VDD_1	CLK MOD1	VDD	VSS	VDD	VSS	NC	A2	A1	A0	DTOUT3	G
Н	D29	D28	D27	D26	CLK MOD0	VSS	VDD	VDD	VDD	NC	TA	TIP	TS	DTIN3	н
J	D25	D24	D23	D22	VSS	VDD	VSS	VDD	VSS	VDD	I2C_SCL	I2C_SDA	R/W	TEA	J
к	D21	D20	D19	D18	VDD	VDD		VDD	JTAG_EN	RCON	SD_ RAS	SD_CAS	SD_WE	CLKOUT	к
L	D17	D16	D10	Core VDD_2	D3	DTIN1	IRQ5	IRQ1	DTOUT2	PST0	DDATA0	SD_CS1	SD_CS0	VSSPLL	L
М	D15	D13	D9	D6	D2	DTOUT1	IRQ6	IRQ2	DTIN2	TDI/DSI	PST3	DDATA3	VDDPLL	EXTAL	м
N	D14	D12	D8	D5	D1	OE	IRQ7	IRQ3	TRST/ DSCLK	TDO/DSO	PST2	DDATA2	RESET	XTAL	N
Ρ	VSS	D11	D7	D4	D0	TSIZ1	TSIZ0	IRQ4	TCLK/ PSTCLK	<u>TMS/</u> BKPT	PST1	DDATA1	RSTOUT	VSS	Р
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

Figure 3. MCF5270/71CVMxxx Pinout (196 MAPBGA)

### MCF5271 Integrated Microprocessor Hardware Specification, Rev. 4



- <sup>2</sup> This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or OV<sub>DD</sub>).
- <sup>3</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>4</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and OV<sub>DD</sub>.
- <sup>5</sup> Power supply must maintain regulation within operating  $OV_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > OV_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $OV_{DD}$  and could result in external power supply going out of regulation. Insure external  $OV_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power (ex; no clock).Power supply must maintain regulation within operating  $OV_{DD}$  range during instantaneous and operating maximum current conditions.

### 7.2 Thermal Characteristics

The below table lists thermal resistance values.

Characteristic		Symbol	196 MAPBGA	160QFP	Unit
Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JMA}$	32 <sup>1,2</sup>	40 <sup>1,2</sup>	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	29 <sup>1,2</sup>	36 <sup>1,2</sup>	°C/W
Junction to board		$\theta_{JB}$	20 <sup>3</sup>	25 <sup>3</sup>	°C/W
Junction to case		θ <sub>JC</sub>	10 <sup>4</sup>	10 <sup>4</sup>	°C/W
Junction to top of package		Ψ <sub>jt</sub>	2 <sup>1,5</sup>	2 <sup>1,5</sup>	°C/W
Maximum operating junction temperature		Тj	104	105	°C

### **Table 8. Thermal Characteristics**

 $\theta_{JMA}$  and  $\Psi_{jt}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Motorola recommends the use of  $\theta_{JmA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{jt}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

- <sup>2</sup> Per JEDEC JESD51-6 with the board horizontal.
- <sup>3</sup> Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>4</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>5</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature  $(T_I)$  in °C can be obtained from:

$$\Gamma_{J} = T_{A} + (P_{D} \times \Theta_{JMA}) (1)$$

Where:



 $T_A$ = Ambient Temperature, °C  $\Theta_{JMA}$ = Package Thermal Resistance, Junction-to-Ambient, °C/W  $P_D = P_{INT} + P_{I/O}$   $P_{INT} = I_{DD} \times V_{DD}$ , Watts - Chip Internal Power  $P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

 $P_{\rm D} = \mathbf{K} \div (\mathbf{T}_{\rm J} + 273^{\circ}C) \quad (2)$ 

Solving equations 1 and 2 for K gives:

 $K = P_D \times (T_A + 273 \text{ °C}) + \Theta_{JMA} \times P_D^2 (3)$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## 7.3 DC Electrical Specifications

### Table 9. DC Electrical Specifications<sup>1</sup>

Characteristic	Symbol	Min	Typical	Max	Unit
Core Supply Voltage	V <sub>DD</sub>	1.4	_	1.6	V
Pad Supply Voltage	OV <sub>DD</sub>	3.0	—	3.6	V
PLL Supply Voltage	V <sub>DDPLL</sub>	3.0	_	3.6	V
Input High Voltage	V <sub>IH</sub>	$0.7 \times OV_{DD}$		3.65	V
Input Low Voltage	V <sub>IL</sub>	$V_{SS} - 0.3$		$0.35\times\text{OV}_\text{DD}$	V
Input Hysteresis	V <sub>HYS</sub>	$0.06\times\text{OV}_\text{DD}$		—	mV
Input Leakage Current $V_{in} = V_{DD}$ or $V_{SS}$ , Input-only pins	l <sub>in</sub>	-1.0	_	1.0	μΑ
High Impedance (Off-State) Leakage Current $V_{in} = V_{DD}$ or $V_{SS}$ , All input/output and output pins	I <sub>OZ</sub>	-1.0	—	1.0	μΑ
Output High Voltage (All input/output and all output pins) $I_{OH} = -5.0 \text{ mA}$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.5	_	—	V
Output Low Voltage (All input/output and all output pins) $I_{OL} = 5.0 \text{mA}$	V <sub>OL</sub>	—	—	0.5	V
Weak Internal Pull Up Device Current, tested at V <sub>IL</sub> Max. <sup>2</sup>	I <sub>APU</sub>	-10	_	- 130	μΑ
Input Capacitance <sup>3</sup> All input-only pins All input/output (three-state) pins	C <sub>in</sub>		_	7 7	pF



Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
6	XTAL Load Capacitance <sup>5</sup>		5	30	pF
7	PLL Lock Time <sup>5, 7,13</sup>	t <sub>lpll</sub>		750	μS
8	Power-up To Lock Time <sup>5, 6,8</sup> With Crystal Reference (includes 5 time) Without Crystal Reference <sup>9</sup>	t <sub>lplk</sub>		11 750	ms μs
9	1:1 Mode Clock Skew (between CLKOUT and EXTAL) <sup>10</sup>	t <sub>skew</sub>	-1	1	ns
10	Duty Cycle of reference <sup>5</sup>	t <sub>dc</sub>	40	60	%
11	Frequency un-LOCK Range	f <sub>UL</sub>	-3.8	4.1	% f <sub>sys/2</sub>
12	Frequency LOCK Range	f <sub>LCK</sub>	-1.7	2.0	% f <sub>sys/2</sub>
13	CLKOUT Period Jitter, <sup>5, 6, 8,11, 12</sup> Measured at f <sub>sys/2</sub> Max Peak-to-peak Jitter (Clock edge to clock edge) Long Term Jitter (Averaged over 2 ms interval)	C <sub>jitter</sub>		5.0 .01	% f <sub>sys/2</sub>
14	Frequency Modulation Range Limit <sup>13,14</sup> (f <sub>sys/2</sub> Max must not be exceeded)	C <sub>mod</sub>	0.8	2.2	%f <sub>sys/2</sub>
15	ICO Frequency. $f_{ico} = f_{ref} \times 2 \times (MFD+2)^{15}$	f <sub>ico</sub>	48	150	MHz

Table 10. HiP7 PLLMRFM Electrical Speci	fications <sup>1</sup> (continued)
---	------------------------------------

1 All values given are initial design targets and subject to change.

2 All internal registers retain data at 0 Hz.

<sup>3</sup> "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.

- 4 Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below fLOR with default MFD/RFD settings.
- <sup>5</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.
- <sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.
- 7 This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 8 Assuming a reference is available at power up, lock time is measured from the time V<sub>DD</sub> and V<sub>DDSYN</sub> are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the
- crystal start up time must be added to the PLL lock time to determine the total start-up time.  $t_{ipli} = (64 * 4 * 5 + 5 \tau) T_{ref}$ , where  $T_{ref} = 1/F_{ref\_crystal} = 1/F_{ref\_ext} = 1/F_{ref\_1:1}$ , and  $\tau = 1.57 \times 10^{-6} 2(MFD + 10^{-6} T_{ref})$ 9 2).
- <sup>10</sup> PLL is operating in 1:1 PLL mode.
- <sup>11</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys/2</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via VDDSYN and VSSSYN and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.
- <sup>12</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.
- <sup>13</sup> Modulation percentage applies over an interval of 10µs, or equivalently the modulation rate is 100KHz. <sup>14</sup> Modulation rate selected must not result in  $f_{svs/2}$  value greater than the  $f_{svs/2}$  maximum specified value.
- Modulation range determined by hardware design. <sup>15</sup>  $f_{sys/2} = f_{ico} / (2 * 2^{RFD})$

#### MCF5271 Integrated Microprocessor Hardware Specification, Rev. 4



## 7.5 External Interface Timing Characteristics

Table 11 lists processor bus input timings.

### NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the CLKOUT output.

All other timing relationships can be derived from these values.

Name	Characteristic <sup>1</sup>	Symbol	Min	Max	Unit		
freq	System bus frequency	f <sub>sys/2</sub>	50	75	MHz		
B0	CLKOUT period	t <sub>cyc</sub>	_	1/75	ns		
	Control Inputs						
B1a	Control input valid to CLKOUT high <sup>2</sup>	t <sub>CVCH</sub>	9		ns		
B1b	BKPT valid to CLKOUT high <sup>3</sup>	t <sub>BKVCH</sub>	9	—	ns		
B2a	CLKOUT high to control inputs invalid <sup>2</sup>	t <sub>CHCII</sub>	0		ns		
B2b	CLKOUT high to asynchronous control input BKPT invalid <sup>3</sup>		0	_	ns		
	Data Inputs						
B4	Data input (D[31:0]) valid to CLKOUT high	t <sub>DIVCH</sub>	4		ns		
B5	CLKOUT high to data input (D[31:0]) invalid	t <sub>CHDII</sub>	0	—	ns		

### Table 11. Processor Bus Input Timing Specifications

<sup>1</sup> Timing specifications are tested using full drive strength pad configurations in a 50ohm transmission line environment..

 $^2$  TEA and TA pins are being referred to as control inputs.

<sup>3</sup> Refer to figure A-19.



Name	Characteristic	Symbol	Min	Мах	Unit			
Address and Attribute Outputs								
B8	CLKOUT high to address (A[23:0]) and control ( $\overline{TS}$ , TSIZ[1:0], TIP, R/W) valid	t <sub>CHAV</sub>	—	9	ns			
B9	CLKOUT high to address (A[23:0]) and control ( $\overline{TS}$ , TSIZ[1:0], TIP, R/W) invalid	t <sub>CHAI</sub>	1.5	_	ns			
Data Outputs								
B11	CLKOUT high to data output (D[31:0]) valid	t <sub>CHDOV</sub>		9	ns			
B12	CLKOUT high to data output (D[31:0]) invalid	t <sub>CHDOI</sub>	1.5	—	ns			
B13	CLKOUT high to data output (D[31:0]) high impedance	t <sub>CHDOZ</sub>		9	ns			

### Table 12. External Bus Output Timing Specifications (continued)

CS transitions after the falling edge of CLKOUT.
 BS transitions after the falling edge of CLKOUT.
 OE transitions after the falling edge of CLKOUT.






Figure 9 shows a bus cycle terminated by  $\overline{TA}$  showing timings listed in Table 12.

Figure 9. SRAM Read Bus Cycle Terminated by  $\overline{TA}$ 






Figure 10 shows an SRAM bus cycle terminated by  $\overline{\text{TEA}}$  showing timings listed in Table 12.



Figure 11 shows an SDRAM read cycle.




Figure	11.	SDRAM	Read	Cycle
--------	-----	-------	------	-------

NUM	Characteristic	Symbol	Min	Max	Unit
D1	CLKOUT high to SDRAM address valid	t <sub>CHDAV</sub>	_	9	ns
D2	CLKOUT high to SDRAM control valid	t <sub>CHDCV</sub>	_	9	ns
D3	CLKOUT high to SDRAM address invalid	t <sub>CHDAI</sub>	1.5	—	ns
D4	CLKOUT high to SDRAM control invalid	t <sub>CHDCI</sub>	1.5	—	ns
D5	SDRAM data valid to CLKOUT high	t <sub>DDVCH</sub>	4	—	ns
D6	CLKOUT high to SDRAM data invalid	t <sub>CHDDI</sub>	1.5	—	ns
D7 <sup>1</sup>	CLKOUT high to SDRAM data valid	t <sub>CHDDVW</sub>	_	9	ns
D8 <sup>1</sup>	CLKOUT high to SDRAM data invalid	t <sub>CHDDIW</sub>	1.5	_	ns

<sup>1</sup> D7 and D8 are for write cycles only.



## 7.10.4 MII Serial Management Channel Timing (EMDIO and EMDC)

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Num	Characteristic		Max	Unit
M10	EMDC falling edge to EMDIO output invalid (minimum propagation delay)	0	—	ns
M11	EMDC falling edge to EMDIO output valid (max prop delay)	_	25	ns
M12	EMDIO (input) to EMDC rising edge setup	10	—	ns
M13	EMDIO (input) to EMDC rising edge hold	0	—	ns
M14	EMDC pulse width high	40%	60%	MDC period
M15	EMDC pulse width low	40%	60%	MDC period

Figure 19 shows MII serial management channel timings listed in Table 21.




Figure 19. MII Serial Management Channel Timing Diagram



# 7.13 JTAG and Boundary Scan Timing

Table 24. JTAG and Boundary Scan Timing

Num	Characteristics <sup>1</sup>	Symbol	Min	Max	Unit
J1	TCLK Frequency of Operation	f <sub>JCYC</sub>	DC	1/4	f <sub>sys/2</sub>
J2	TCLK Cycle Period	t <sub>JCYC</sub>	4		t <sub>CYC</sub>
J3	TCLK Clock Pulse Width	t <sub>JCW</sub>	26		ns
J4	TCLK Rise and Fall Times	t <sub>JCRF</sub>	0	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise	t <sub>BSDST</sub>	4		ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	t <sub>BSDHT</sub>	26		ns
J7	TCLK Low to Boundary Scan Output Data Valid	t <sub>BSDV</sub>	0	33	ns
J8	TCLK Low to Boundary Scan Output High Z	t <sub>BSDZ</sub>	0	33	ns
J9	TMS, TDI Input Data Setup Time to TCLK Rise	t <sub>TAPBST</sub>	4		ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	t <sub>TAPBHT</sub>	10		ns
J11	TCLK Low to TDO Data Valid	t <sub>TDODV</sub>	0	26	ns
J12	TCLK Low to TDO High Z	t <sub>TDODZ</sub>	0	8	ns
J13	TRST Assert Time	t <sub>TRSTAT</sub>	100	_	ns
J14	TRST Setup Time (Negation) to TCLK High	t <sub>TRSTST</sub>	10	_	ns

<sup>1</sup> JTAG\_EN is expected to be a static signal. Hence, specific timing is not associated with it.







Figure 21. Test Clock Input Timing












Figure 24. TRST Timing



**Document Revision History**