




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	176 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc642-04-sp

PIC16C64X & PIC16C66X

1.0 GENERAL DESCRIPTION

PIC16C64X & PIC16C66X devices are 28-pin and 40-pin EPROM-based members of the versatile PIC16CXXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXXX family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in its class.

The PIC16C641 has 128 bytes of RAM and the PIC16C642 has 176 bytes of RAM. Both devices have 22 I/O pins, and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, they have two analog comparators with a programmable on-chip voltage reference module. Program Memory has internal parity error detection circuitry with a Parity Error Reset. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc.).

The PIC16C661 has 128 bytes of RAM and the PIC16C662 has 176 bytes of RAM. Both devices have 33 I/O pins, and an 8-bit timer/counter with an 8-bit programmable prescaler. They also have an 8-bit Parallel Slave Port. In addition, the devices have two analog comparators with a programmable on-chip voltage reference module. Program Memory has internal parity error detection circuitry with a Parity Error Reset. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc.).

PIC16CXXX devices have special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and resets.

A highly reliable Watchdog Timer (WDT) with its own on-chip RC oscillator provides protection against software lock-up.

A UV-erasable Cerdip-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC16CXXX series fit perfectly in applications ranging from battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use, and I/O flexibility make the PIC16C64X & PIC16C66X very versatile.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to the PIC16C64X & PIC16C66X (Appendix B).

1.2 Development Support

PIC16C64X & PIC16C66X devices are supported by the complete line of Microchip Development tools, including:

- MPLAB Integrated Development Environment including MPLAB-Simulator.
- MPASM Universal Assembler and MPLAB-C Universal C compiler.
- PRO MATE II and PICSTART Plus device programmers.
- PICMASTER In-circuit Emulator System
- fuzzyTECH-MP Fuzzy Logic Development Tools
- DriveWay Visual Programming Tool

Please refer to Section 11.0 for more details about these and other Microchip development tools.

PIC16C64X & PIC16C66X

TABLE 3-2: PIC16C661/662 PINOUT DESCRIPTION

Name	DIP Pin #	QFP Pin #	PLCC Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	30	14	I	ST/CMOS	Oscillator crystal input or external clock source input.
OSC2/CLKOUT	14	31	15	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	18	2	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
RA0/AN0	2	19	3	I/O	ST	PORTA is a bi-directional I/O port. Analog comparator input. Analog comparator input. Analog comparator input or VREF output. Analog comparator input or comparator output. Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.
RA1/AN1	3	20	4	I/O	ST	
RA2/AN2/VREF	4	21	5	I/O	ST	
RA3/AN3	5	22	6	I/O	ST	
RA4/T0CKI	6	23	7	I/O	ST	
RA5	7	24	8	I/O	ST	
RB0/INT	33	8	36	I/O	TTL/ST ⁽¹⁾	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. RB0 can also be selected as an external interrupt pin. Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Serial programming clock. Interrupt on change pin. Serial programming data.
RB1	34	9	37	I/O	TTL	
RB2	35	10	38	I/O	TTL	
RB3	36	11	39	I/O	TTL	
RB4	37	14	41	I/O	TTL	
RB5	38	15	42	I/O	TTL	
RB6	39	16	43	I/O	TTL/ST ⁽²⁾	
RB7	40	17	44	I/O	TTL/ST ⁽²⁾	
RC0	15	32	16	I/O	ST	PORTC is a bi-directional I/O port.
RC1	16	35	18	I/O	ST	
RC2	17	36	19	I/O	ST	
RC3	18	37	20	I/O	ST	
RC4	23	42	25	I/O	ST	
RC5	24	43	26	I/O	ST	
RC6	25	44	27	I/O	ST	
RC7	26	1	29	I/O	ST	

Legend: O = output I/O = input/output P = power
 I = input — = not used ST = Schmitt Trigger input
 TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port Mode (for interfacing to a microprocessor port).

PIC16C64X & PIC16C66X

4.5 Indirect Addressing, INDF, and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-12. However, bit IRP is not used in the PIC16C64X & PIC16C66X.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING


```

movlw 0x20 ;initialize pointer
movwf FSR ;to RAM
NEXT   clrf INDF ;clear INDF register
      incf FSR ;inc pointer
      btfss FSR,4 ;all done?
      goto NEXT ;no goto next
                        ;yes continue

```

CONTINUE:

FIGURE 4-12: DIRECT/INDIRECT ADDRESSING



PIC16C64X & PIC16C66X

FIGURE 6-3: TMR0 TIMING: INTERNAL CLOCK/PRESCALE 1:2





FIGURE 6-4: TMR0 INTERRUPT TIMING



Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is guaranteed to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 12-2 and Table 12-3).

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When CM2:CM0 = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-4 shows the comparator output block diagram. The TRISA bits will still function as an output enable/disable for the RA3 and RA4 pins while in this mode.

Note 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

[illegible]

7.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. User software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit (PIR1<6>), is the comparator interrupt flag and must be cleared in user software.

To enable the Comparator interrupt the following bits must be set:

- CMIE (PIE1<6>)
- PEIE (INTCON<6>)
- GIE (INTCON<7>)

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- Any read or write of CMCON. This will end the mismatch condition.
- Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

7.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake up the device from SLEEP mode when enabled. While the comparator is powered up, higher sleep currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the

comparators, CM2:CM0 = 111, before entering sleep. If the device wakes up from sleep, the contents of the CMCON register are not affected.


7.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered down during the reset interval.

7.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-5. Since the analog pins are connected to a digital output, they have reverse biased diodes to V_{DD} and V_{SS}. The analog input therefore, must be between V_{SS} and V_{DD}. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 7-5: ANALOG INPUT MODEL



9.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors are special circuits to deal with the needs of real-time applications. The PIC16C64X & PIC16C66X families have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

1. Oscillator selection
2. Resets
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
 - Parity Error Reset (PER)
3. Interrupts
4. Watchdog Timer (WDT)
5. SLEEP
6. Code protection
7. ID Locations
8. In-circuit serial programming

The PIC16C64X & PIC16C66X has a Watchdog Timer which is enabled by a configuration bit (WDTE). It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. Circuitry has been provided for checking program memory parity with a reset when an error is indicated. There is also circuitry to reset the device if a brown-out occurs which provides at least a 72 ms reset. With these three functions on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

PIC16C64X & PIC16C66X

9.7 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. The block diagram is shown in Figure 9-17. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. This means that the WDT will run, even if the clock on the OSC1 and OSC2 pins has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation, this is known as a WDT wake-up. The WDT can be permanently disabled by clearing configuration bit WDTE (Section 9.1).

9.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out period varies with temperature, V_{DD} and process variations from part to part (see DC specs). If longer time-outs are desired, a prescaler with a division ratio of up to 1:128 can be assigned to

the WDT, under software control, by writing to the OPTION register. Thus, time-out periods of up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET.

The $\overline{TO}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out (WDT Reset and WDT wake-up).

9.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (V_{DD} = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When the prescaler is assigned to the WDT, always execute a CLRWDT instruction before changing the prescale value, otherwise a WDT reset may occur.

FIGURE 9-17: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 9-18: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	MPEEN	BODEN ⁽¹⁾	CP1	CP0	$\overline{PWRTE}$ ⁽¹⁾	WDTE	FOSC1	FOSC0
81h	OPTION	$\overline{RBPU}$	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 9-1 for details of the operation of these bits.

PIC16C64X & PIC16C66X

9.8 Power-Down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the $\overline{PD}$ bit in the STATUS register is cleared, the $\overline{TO}$ bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at V_{DD} , or V_{SS} , with no external circuitry drawing current from the I/O pin and the comparators and VREF module should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at V_{DD} or V_{SS} for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The $\overline{MCLR}$ pin must be at a logic high level (V_{IHMC}).

9.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

1. Any device reset
2. Watchdog Timer Wake-up (if WDT was enabled)
3. Interrupt from RB0/INT pin, RB Port change, or the Comparator.

The first event will reset the device upon wake-up. However the latter two events will wake the device and then resume program execution. The $\overline{TO}$ and $\overline{PD}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{PD}$ bit, which is set on power-up is cleared when SLEEP is invoked. The $\overline{TO}$ bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

9.8.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag set, one of the following events will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as an NOP. Therefore, the WDT and WDT postscaler will not be cleared, the $\overline{TO}$ bit will not be set and $\overline{PD}$ bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the $\overline{TO}$ bit will be set and the $\overline{PD}$ bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the $\overline{PD}$ bit. If the $\overline{PD}$ bit is set, the SLEEP instruction was executed as an NOP.

To ensure that the WDT is clear, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 9-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT



PIC16C64X & PIC16C66X

12.4 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS
2. TppS

T		T	Time
F	Frequency		


Lowercase subscripts (pp) and their meanings:

pp		osc	OSC1
ck	CLKOUT	t0	T0CKI
io	I/O port		
mc	MCLR		

Uppercase letters and their meanings:

S		P	Period
F	Fall	R	Rise
H	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-Impedance
L	Low		

FIGURE 12-1: LOAD CONDITIONS



PIC16C64X & PIC16C66X

FIGURE 12-6: TIMER0 CLOCK TIMING




TABLE 12-7: TIMER0 CLOCK REQUIREMENTS


Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	$0.5T_{CY} + 20$	—	—	ns	
			With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	$0.5T_{CY} + 20$	—	—	ns	
			With Prescaler	10	—	—	ns	
42*	Tt0P	T0CKI Period		$\frac{T_{CY} + 40}{N}$	—	—	ns	N = prescale value (1, 2, 4, ..., 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C64X & PIC16C66X


Package Type: 28-Lead Ceramic Side Brazed Dual In-Line with Window (JW) (300 mil)



Package Group: Ceramic Side Brazed Dual In-Line (CER)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
A	3.937	5.030		0.155	0.198	
A1	1.016	1.524		0.040	0.060	
A2	2.921	3.506		0.115	0.138	
A3	1.930	2.388		0.076	0.094	
B	0.406	0.508		0.016	0.020	
B1	1.219	1.321	Typical	0.048	0.052	
C	0.228	0.305	Typical	0.009	0.012	
D	35.204	35.916		1.386	1.414	
D1	32.893	33.147	BSC	1.295	1.305	
E	7.620	8.128		0.300	0.320	
E1	7.366	7.620		0.290	0.300	
e1	2.413	2.667	Typical	0.095	0.105	
eA	7.366	7.874	BSC	0.290	0.310	
eB	7.594	8.179		0.299	0.322	
L	3.302	4.064		0.130	0.160	
S	1.143	1.397		0.045	0.055	
S1	0.533	0.737		0.021	0.029	

PIC16C64X & PIC16C66X

Package Type: 44-Lead Thin Plastic Quad Flatpack (PT/TQ) - 10x10x1 mm Body 1.0/0.10 mm Lead Form



Package Group: Plastic TQFP						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
α	0°	7°		0°	7°	
A	—	1.200		—	0.047	
A1	0.050	0.150		0.002	0.006	
A2	0.950	1.050		0.037	0.041	
b	0.300	0.450		0.012	0.018	
b1	0.300	0.400		0.012	0.016	
D	12.0	12.0	BSC	0.472	0.0472	BSC
D1	10.0	10.0	BSC	0.394	0.394	BSC
E	12.0	12.0	BSC	0.472	0.472	BSC
E1	10.0	10.0	BSC	0.394	0.394	BSC
e	0.8	0.8	BSC	0.031	0.031	BSC
L	0.450	0.750		0.018	0.030	

PIC16C64X & PIC16C66X

14.1 Package Marking Information


28-Lead PDIP (Skinny DIP)




Example




28-Lead SOIC




Example



28-Lead Side Brazed Skinny Windowed



Example



Legend: MM...M Microchip part number information
XX...X Customer specific information*

AA	Year code (last 2 digits of calendar year)
BB	Week code (week of January 1 is week '01')
C	Facility code of the plant at which wafer is manufactured C = Chandler, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which part was assembled

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

*Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

PIC16C64X & PIC16C66X

APPENDIX C: WHAT'S NEW

New Data Sheet

APPENDIX D: WHAT'S CHANGED

New Data Sheet

PIC16C64X & PIC16C66X

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices

Clock	Memory	Peripherals	Features			
			Packages	Additional On-chip Features	In-Circuit Serial Programming	Voltage Range (Volts)
PIC14000	Maximum Frequency of Operation (MHz) EPROM Program Memory (K14 words) Data Memory (bytes) Timer Module(s) Serial Ports (SPI/I ² C, USART) Slope A/D Converter (high-res) Channels Interrupt Sources I/O Pins	20 4K 192 TMR0 ADTMR I ² C/ SMBus	20 4K 192 TMR0 ADTMR I ² C/ SMBus	Yes 2.7-6.0 22 11 14	Yes 2.7-6.0 22 11 14	Internal Oscillator, Bandgap Reference, Temperature Sensor, Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE, Comparators with Programmable References (2)

PIC16C64X & PIC16C66X

E.2 PIC16C5X Family of Devices

	Clock			Memory		Peripherals	Features
	Maximum Frequency of Operation (MHz)			Program Memory (x12 words)	RAM Data Memory (bytes)		
	4	384	—	25	25	12	18-pin DIP, SOIC
PIC16C52	4	384	—	25	25	12	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54	20	512	—	25	25	12	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	—	25	25	12	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	—	512	25	25	12	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	—	24	25	20	28-pin DIP, SOIC, SSOP
PIC16C56	20	1K	—	25	25	12	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K	—	72	25	20	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	—	2K	72	25	20	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K	—	73	25	12	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	—	2K	73	25	12	18-pin DIP, SOIC; 20-pin SSOP

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

PIC16C64X & PIC16C66X

INDEX

A

ADDLW Instruction	76
ADDWF Instruction	76
ANDLW Instruction	76
ANDWF Instruction	76
Architectural Overview	9
Assembler	88

B

BCF Instruction	77
Bit Manipulation	74
Block Diagrams	30
Comparator Analog Input Mode	51
Comparator I/O Operating Modes	48
Comparator Output	50
Crystal Operation	57
External Brown-out Protection 1	65
External Brown-out Protection 2	65
External Clock Input Operation	57
External Parallel Crystal Oscillator	58
External Power-on Reset Circuit	65
External Series Crystal Oscillator	58
In-circuit Serial Programming	71
Interrupt Logic	66
On-chip Reset Circuit	59
Parallel Slave Port, PORTD-PORTE	39
PIC16C641	10
PIC16C642	10
PIC16C661	11
PIC16C662	11
PORTC (In I/O Port Mode)	34
PORTD (In I/O Port Mode)	35
PORTE (In I/O Port Mode)	37
RA1:RA0 pins	29
RA3 pin	30
RA4 pin	31
RB3:RB0 pins	32
RB7:RB4 pins	32
RC Oscillator	58
Single Comparator	49
Timer0	41
Timer0/WDT Prescaler	44
Voltage Reference	53
Voltage Reference Output Buffer	54
Watchdog Timer	69
Brown-out Reset (BOR)	60
BSF Instruction	77
BTFSC Instruction	77
BTFSS Instruction	78

C

C Compiler (MPLAB-C)	89
CALL Instruction	78
Clocking Scheme/Instruction Cycle	15
CLRF Instruction	78
CLRW Instruction	78
CLRWDI Instruction	79
CMCON Register	47

Code Examples

Changing Prescaler (T0 to WDT)	45
Changing Prescaler (WDT to T0)	45
Indirect Addressing	28
Initializing Comparator Module	49
Initializing PORTA	29
Initializing PORTC	34
Read-Modify-Write Instructions on an I/O Port ..	38
Saving the STATUS and W Registers in RAM ..	68
Voltage Reference Configuration	54
Code Protection	71
COMF Instruction	79
Comparator Configuration	48
Comparator Interrupt	51
Comparator Module	47
Comparator Operation	49
Comparator Reference	49
Configuration Bits	56
Configuring the Voltage Reference	54

D

Data Memory Organization	18
DECF Instruction	79
DECFSZ Instruction	79
Development Support	87
Development Tools	87
Device Drawings	
28-Lead Ceramic CERDIP Dual In-line with Win-	
dow (300 mil)	107
28-Lead Ceramic Dual In-Line with Window (JW) -	
(300 mil)	107
28-Lead Plastic Small Outline (SO) - Wide, 300 mil	
Body	106
28-Lead Skinny Plastic Dual In-Line (SP) -	
300 mil	105
40-Lead Ceramic Dual In-Line with Window	
(JW) - (600 mil)	108
40-Lead Plastic Dual In-Line (P) - 600 mil	109
44-Lead Plastic Leaded Chip Carrier (L) -	
Square	110
44-Lead Plastic Quad Flatpack (PQ) - 10x10x2	
mm Body 1.6/0.15 mm Lead Form ...	111

F

Family of Devices

PIC14XXX	117
PIC16C5X	118
PIC16C64X	6
PIC16C66X	6
PIC16C6X	120
PIC16C7X	121
PIC16C8X	122
PIC16C9XX	123
PIC16CXXX	119
PIC17CXX	124

Fuzzy Logic Dev. System (*fuzzyTECH*®-MP) 87, 89

G

General Purpose Register File	18
GOTO Instruction	80

PIC16C64X & PIC16C66X

PORTE Register	36
Ports	
Parallel Slave Port	39
PORTA	29
PORTB	32
PORTC	34
PORTD	14
PORTE	14
Power Control/Status Register (PCON)	61
Power-down Mode (SLEEP)	70
Power-on Reset (POR)	60
Power-up Timer (PWRT)	60
Prescaler	44
PRO MATE® Universal Programmer	87
Program Memory Organization	17
PSPMODE bit	35, 36

Q

Quick-Turnaround-Production (QTP) Devices	7
---	---

R

RA2 pin	30
RC Oscillator	58
Reset	59
RETFIE Instruction	82
RETLW Instruction	82
RETURN Instruction	83
RLF Instruction	83
RRF Instruction	83

S

Serialized Quick-Turnaround-Production (SQTP) Devices	7
SFR	74
SFR As Source/Destination	74
SLEEP Instruction	83
Software Simulator (MPLAB-SIM)	89
Special Features of the CPU	55
Special Function Registers	19, 74
Stack	27
STATUS Register	21
SUBLW Instruction	84
SUBWF Instruction	84
SWAPF Instruction	85
Switching Prescalers	45

T

Timer Modules	
Timer0	
Block Diagram	41
Counter Mode	41
External Clock	43
Interrupt	41
Prescaler	44
Section	41
Timer Mode	41
Timing Diagram	41
TMR0 register	41
Timing Diagrams and Specifications	98
TMR0 Interrupt	67
TRIS Instruction	85

TRISA	29
TRISB	32
TRISC Register	34
TRISD Register	35
TRISE Register	36

V

Voltage Reference Module	53
VRCON Register	53

W

Watchdog Timer (WDT)	69
----------------------------	----

X

XORLW Instruction	85
XORWF Instruction	85

LIST OF EXAMPLES

Example 3-1: Instruction Pipeline Flow	15
Example 4-1: Indirect Addressing	28
Example 5-1: Initializing PORTA	29
Example 5-2: Initializing PORTC	34
Example 5-3: Read-Modify-Write Instructions on an I/O Port	38
Example 6-1: Changing Prescaler (Timer0→WDT)	45
Example 6-2: Changing Prescaler (WDT→Timer0)	45
Example 7-1: Initializing Comparator Module	49
Example 8-1: Voltage Reference Configuration	54
Example 9-1: Saving the STATUS and W Registers in RAM	68

LIST OF FIGURES

Figure 3-1: PIC16C641/642 Block Diagram	10
Figure 3-2: PIC16C661/662 Block Diagram	11
Figure 3-3: Clock/Instruction Cycle	15
Figure 4-1: PIC16C641/661 Program Memory Map and Stack	17
Figure 4-2: PIC16C642/662 Program Memory Map and Stack	17
Figure 4-3: PIC16C641/661 Data Memory Map	18
Figure 4-4: PIC16C642/662 Data Memory Map	19
Figure 4-5: STATUS Register (Address 03h, 83h)	21
Figure 4-6: OPTION Register (address 81h)	22
Figure 4-7: INTCON Register (address 0Bh, 8Bh)	23
Figure 4-8: PIE1 Register (address 8Ch)	24
Figure 4-9: PIR1 Register (address 0Ch)	25
Figure 4-10: PCON Register (Address 8Eh)	26
Figure 4-11: Loading Of PC In Different Situations	27
Figure 4-12: Direct/indirect Addressing	28
Figure 5-1: Block Diagram of RA1:RA0 Pins	29
Figure 5-2: Block Diagram of RA2 Pin	30
Figure 5-3: Block Diagram of RA3 Pin	30
Figure 5-4: Block Diagram of RA4 Pin	31
Figure 5-5: Block Diagram of RB7:RB4 Pins	32
Figure 5-6: Block Diagram of RB3:RB0 Pins	32
Figure 5-7: PORTC Block Diagram (in I/O port Mode)	34
Figure 5-8: PORTD Block Diagram (in I/O Port Mode)	35
Figure 5-9: TRISE Register (Address 89h)	36
Figure 5-10: PORTE Block Diagram (in I/O Port Mode)	37
Figure 5-11: Successive I/O Operation	38
Figure 5-12: PORTD and PORTE as a Parallel Slave Port ..	39
Figure 6-1: Timer0 Block Diagram	41
Figure 6-2: Timer0 Timing: Internal Clock/No Prescaler ..	41
Figure 6-3: Timer0 Timing: Internal Clock/Prescale 1:2... 42	