

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	176 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc662t-04-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 GENERAL DESCRIPTION

PIC16C64X & PIC16C66X devices are 28-pin and 40-pin EPROM-based members of the versatile PIC16CXXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXXX family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in its class.

The PIC16C641 has 128 bytes of RAM and the PIC16C642 has 176 bytes of RAM. Both devices have 22 I/O pins, and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, they have two analog comparators with a programmable on-chip voltage reference module. Program Memory has internal parity error detection circuitry with a Parity Error Reset. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc.).

The PIC16C661 has 128 bytes of RAM and the PIC16C662 has 176 bytes of RAM. Both devices have 33 I/O pins, and an 8-bit timer/counter with an 8-bit programmable prescaler. They also have an 8-bit Parallel Slave Port. In addition, the devices have two analog comparators with a programmable on-chip voltage reference module. Program Memory has internal parity error detection circuitry with a Parity Error Reset. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery threshold detectors, chargers. white goods controllers, etc.).

PIC16CXXX devices have special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and resets. A highly reliable Watchdog Timer (WDT) with its own on-chip RC oscillator provides protection against software lock-up.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC16CXXX series fit perfectly in applications ranging from battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use, and I/O flexibility make the PIC16C64X & PIC16C66X very versatile.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to the PIC16C64X & PIC16C66X (Appendix B).

1.2 Development Support

PIC16C64X & PIC16C66X devices are supported by the complete line of Microchip Development tools, including:

- MPLAB Integrated Development Environment including MPLAB-Simulator.
- MPASM Universal Assembler and MPLAB-C Universal C compiler.
- PRO MATE II and PICSTART Plus device programmers.
- PICMASTER In-circuit Emulator System
- *fuzzy*TECH-MP Fuzzy Logic Development Tools
- DriveWay Visual Programming Tool

Please refer to Section 11.0 for more details about these and other Microchip development tools.

2.0 PIC16C64X & PIC16C66X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in the Product Identification System page at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support programming of the PIC16C64X & PIC16C66X.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround-</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C64X & PIC16C66X devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C64X & PIC16C66X use a Harvard architecture in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than an 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches, which require two cycles.

The PIC16C641 and PIC16C661 both address $2K \times 14$ on-chip program memory while the PIC16C642 and PIC16C662 address $4K \times 14$. All program memory is internal.

PIC16C64X & PIC16C66X devices can directly or indirectly address their register files or data memory. All special function registers including the program counter are mapped in the data memory. These devices have an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C64X & PIC16C66X simple yet efficient. In addition, the learning curve is reduced significantly. PIC16C64X & PIC16C66X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

PIC16C642/662 PROGRAM

FIGURE 4-2:

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C64X & PIC16C66X have a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16C641 and PIC16C661 only the first 2K x 14 (0000h - 07FFh) is physically implemented. For the PIC16C642 and PIC16C662 only the first 4K x 14 (0000h - 0FFh) is physically implemented. Accessing a location above the 2K or 4K boundary will cause a wrap-around. The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1 and Figure 4-2). See Section 4.4 for Program Memory paging.

FIGURE 4-1: PIC16C641/661 PROGRAM MEMORY MAP AND STACK



MEMORY MAP AND STACK PC<12:0> CALL, RETURN 13 RETFIE, RETLW Stack Level 1 Stack Level 2 Stack Level 8 **Reset Vector** 0000h Memory Space Interrupt Vector 0004h 0005h On-chip Program Memory User Page0 07FFh 0800h **On-chip Program** Memory Page1 0FFFh 1000h 1FFFh TEST 2000h Configuration Word 2007h TEST 3FFFh

© 1996 Microchip Technology Inc.

4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT.

FIGURE 4-6: OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	R= Readable bit
bit7							bitO	W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset
bit 7:	RBPU : PO 1 = PORTE 0 = PORTE	RTB Pull-up 3 pull-ups ai 3 pull-ups ai	o Enable re disable re enable	bit ed d by indiv	idual port l	atch value	es	
bit 6:	INTEDG: Ir 1 = Interrup 0 = Interrup	nterrupt Edg ot on rising ot on falling	je Select edge of R edge of I	bit 80/INT pi 880/INT p	in Þin			
bit 5:	TOCS : TMF 1 = Transiti 0 = Interna	R0 Clock So on on RA4/ I instruction	ource Selo T0CKI pi cycle clo	ect bit n ck (CLKC	OUT)			
bit 4:	TOSE : TMF 1 = Increme 0 = Increme	R0 Source E ent on high- ent on low-t	Edge Sele to-low tra o-high tra	ect bit ansition or ansition or	n RA4/T0C n RA4/T0C	KI pin KI pin		
bit 3:	PSA : Preso 1 = Presca 0 = Presca	caler Assigr ler is assigr ler is assigr	ment bit and to the and to the	WDT Timer0 n	nodule			
bit 2-0:	PS2:PS0: 1	Prescaler R	ate Selec	t bits				
	Bit Value	TMR0 Rate	WDT F	Rate				
	000 001 010 100 101 110 111	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	1 : 1 1 : 2 1 : 4 1 : 8 1 : 10 1 : 3: 1 : 6 1 : 1:	6 2 4 28				

4.2.2.6 PCON REGISTER

The PCON register contains flag bits to differentiate between a Power-on Reset (POR), an external $\overline{\text{MCLR}}$ reset, WDT reset, Brown-out Reset (BOR), and Parity Error Reset (PER). The PCON register also contains a status bit, MPEEN, which reflects the value of the MPEEN bit in Configuration Word. See Table 9-4 for status of these bits on various resets.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is cleared, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming the BODEN bit in the Configuration word).

FIGURE 4-10: PCON REGISTER (ADDRESS 8Eh)

R-U	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-u				
MPEEN	—		_	—	PER	POR	BOR	R= Readable bit			
bit7						•	bit0	W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset			
bit 7:	MPEEN: I Reflects th	Memory P he value c	arity Erroi of Configu	Circuitry Stration Wor	Status bit d bit, MPEI	ΞN					
bit 6-3:	Unimpler	nented: R	ead as '0								
bit 2:	PER : Memory Parity Error Reset Status bit 1 = No error occurred 0 = Program memory fetch parity error occurred (must be set in software after a Parity Error Reset occurs)										
bit 1:	POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)										
bit 0:	BOR : Bro 1 = No Bro 0 = A Brov	wn-out Re own-out R wn-out Re	eset Statu leset occu set occuri	s bit Irred red (must b	be set in so	ftware afte	er a Brown-c	out Reset occurs)			

4.5 Indirect Addressing, INDF, and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a nooperation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-12. However, bit IRP is not used in the PIC16C64X & PIC16C66X. A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	;inc pointer
	btfss	FSR,4	;all done?
	goto	NEXT	;no goto next
			;yes continue
CONTINUE:			



FIGURE 4-12: DIRECT/INDIRECT ADDRESSING

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the $\overline{\text{RBPU}}$ (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RBIF interrupt (flag latched in (INTCON<0>)).

FIGURE 5-5: BLOCK DIAGRAM OF RB7:RB4 PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. (See AN552 in the Microchip *Embedded Control Handbook*.)

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.







FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 6-4: TIMER0 INTERRUPT TIMING



TABLE 7-1:	REGISTERS ASSOCIATED WITH THE COMPARATOR MODULE
------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	CMIF	—	—	—	_	_	_	00	00
8Ch	PIE1	PSPIE ⁽¹⁾	CMIE	—	—	—	_	_	_	00	00
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111

Note 1: These bits are reserved on the PIC16C641/642, always maintain these bits clear.

9.1 <u>Configuration Bits</u>

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

FIGURE 9-1: CONFIGURATION WORD

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h–3FFFh), which can be accessed only during programming.

CP1 CP	0 CP1	CP0	CP1	CP0	MPEEN	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	CONFIG	Address
bit13												bit0	REGISTER:	2007h
bit 13-8 5-4:	CP1:CF 11 = Co	0: Co	de protettection	ection Ł off	oits ⁽²⁾									
	10 = Up 01 = Up 00 = All	per ha per 3/4 memo	If of pro Ith of pr ry is coo	gram m ogram de prote	emory cod memory co ected	e protecte de protec	ed ted							
bit 7:	MPEEN 1 = Men 0 = Men	: Memo nory Pa nory Pa	ory Pari arity Ch arity Ch	ty Error ecking i ecking i	Enable s enabled s disabled									
bit 6:	BODEN 1 = BOR 0 = BOR	: Brow R enabl R disab	n-out R ed led	eset En	able bit ⁽¹⁾									
bit 3:	PWRTE 1 = PWF 0 = PWF	: Powe RT disa RT ena	r-up Tir Ibled bled	ner Ena	able bit ⁽¹⁾									
bit 2:	WDTE : 1 1 = WD 0 = WD	Watcho F enab F disab	dog Tim led led	er Enat	ole bit									
bit 1-0:	FOSC1: 11 = RC 10 = HS 01 = XT	FOSC oscilla oscilla	0: Oscil ator ator ator	lator Se	election bits	3								
Note 1:	00 = LP Enabling	oscilla g Brow	tor n-out R	eset au	tomatically	enables t	he Pow	ver-up 7	īmer (PWF	RT) regard	lless of th	e value of b	it PWRTE. Ens	ure the
2:	All of the	e CP1:0	CP0 pa	irs have	to be give	in the sam	e value	e to ena	ble the coo	de protect	ion scherr	ne listed.		

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt e.g. W register and STATUS register. This will have to be implemented in software.

Example 9-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x70 - 0x7F in Bank 0). The user register, STATUS_TEMP, must be defined in Bank 0.

Example 9-1:

- Stores the W register regardless of current bank
- Stores the STATUS register in Bank 0
- Executes the ISR code
- Restores the STATUS (and bank select bit
 register)
- register)Restores the W register

EXAMPLE 9-1: SAVING THE STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;	Copy W to a Temporary Register regardless of current bank
SWAPF	STATUS,W	;	Swap STATUS nibbles and place into W register
BCF	STATUS, RPO	;	Change to Bank 0 regardless of current bank
MOVWF	STATUS_TEMP	;	Save STATUS to a Temporary register in Bank 0
:			
:	(Interrupt Servic	e	Routine)
:			
SWAPF	STATUS_TEMP,W	;	Swap original STATUS register value into W (restores original bank)
MOVWF	STATUS	;	Restore STATUS register from W register
SWAPF	W_TEMP,F	;	Swap W_Temp nibbles and return value to W_Temp
SWAPF	W_TEMP,W	;	Swap W_Temp to W to restore original W value without affecting STATUS

NOTES:

CLRWDT	Clear Watchdog Timer							
Syntax:	[label] CLRWDT							
Operands:	None							
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$							
Status Affected:	TO, PD							
Encoding:	00 0000 0110 0100							
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.							
Words:	1							
Cycles:	1							
Example	CLRWDT							
	$\begin{array}{rcl} \text{WDT counter} &=&?\\ \text{After Instruction}\\ &\text{WDT counter} &=& 0x00\\ &\text{WDT prescaler} &=& 0\\ \hline \hline \hline \hline O &=& 1\\ \hline \hline \hline \hline D &=& 1\\ \hline \hline \hline \hline D &=& 1\\ \end{array}$							
COMF	Complement f							
Syntax:	[label] COMF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$							
Operation:	$(\bar{f}) ightarrow$ (dest)							
Status Affected:	Z							
Encoding:	00 1001 dfff ffff							
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1							

1			
COMF	R	EG1,0	
Before I	nstructi	on	
	REG1	=	0x13
After Ins	structior	า	
	REG1	=	0x13
	W	=	0xEC

DECF	Decreme	ent f				
Syntax:	[label]	DECF f	,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	7				
Operation:	(f) - 1 \rightarrow	(dest)				
Status Affected:	Z					
Encoding:	00	0011	dfff	ffff		
Description:	Decremen result is str is 1 the res 'f'.	t register ored in th sult is stor	'f'. If 'd' is (e W regist ed back in) the er. If 'd' register		
Words:	1					
Cycles:	1					
Example	DECF	CNT,	1			
	Before In After Inst	struction CNT Z ruction CNT Z	= 0x01 = 0 = 0x00 = 1)		
DECFSZ	Decreme	ent f, Ski	p if 0			
Syntax:	[label]	DECFSZ	Z f,d			
Operands:	$\begin{array}{l} 0\leq f\leq 12\\ d\in \ [0,1] \end{array}$	7				
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0					
Status Affected:	None					
Encoding:	00	1011	dfff	ffff		
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.					

	(f) - 1 \rightarrow (dest);	skip if result = 0							
ected:	None									
	0 0	1011	dfff	ffff						
n:	The conten mented. If 'u the W regis placed back If the result which is alr NOP is exe cycle instru	ts of regis d' is 0 the ter. If 'd' is < in regist is 0, the i eady fetcl cuted inst ction.	ter 'f' are o result is pl s 1 the result er 'f'. next instruc- ned, is disc ead makin	lecre- laced in ult is ction, carded. A g it a two						
	1									
	1(2)									
	HERE	DECF GOTO	SZ CN LO	Г, 1 ЭР						
	CONTINU	JE • • •								
	Before Instruction PC = address HERE									
	CNT if CNT PC if CNT	= CN = 0, = ado \neq 0,	T - 1 dress con	TINUE						
	PC	= add	Iress HER	E+1						

Words: Cycles: Example

Cycles: Example

RETURN	Return fi	rom Sub	routine	
Syntax:	[label]	RETUR	N	
Operands:	None			
Operation:	$TOS\toF$	C		
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	Return fro POPed an is loaded i This is a ty	m subrou d the top nto the pr vo cycle i	tine. The s of the stac ogram cou nstruction.	tack is k (TOS) ınter.
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte	rrupt PC =	TOS	

RRF	Rotate R	ight f th	nroug	jh Ca	irry
Syntax:	[label]	RRF f	,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	27			
Operation:	See desc	ription b	elow		
Status Affected:	С				
Encoding:	00	1100	dff	f	ffff
Description:	The conter one bit to t Flag. If 'd' the W regi placed bac	nts of reg the right t is 0 the ro ster. If 'd' ck in regis	ister ' hroug esult i is 1 tl ster 'f'	f' are h the s plac he res	rotated Carry ced in sult is
		;	Regis	terf	╧
Words:	1				
Cycles:	1				
Example	RRF		REG1	,0	
	Before In	structior REG1	ן =	1110	0110
		С	=	0	
	After Inst	ruction	_	1110	0110
		W	=	0111	0011
		C	=	0	

RLF	Rotate Left f through Carry	SLEEP	
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[label] SLEEP
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$	Operands:	None
Operation:	See description below	Operation:	$00n \rightarrow WDI$, $0 \rightarrow WDT$ prescaler.
Status Affected: Encoding:	C 00 1101 dfff ffff The contents of register 'f are rotated	Status Affected:	$1 \rightarrow \overline{\text{TO}},$ $0 \rightarrow \overline{\text{PD}}$ $\overline{\text{TO}}, \overline{\text{PD}}$
Description.	one bit to the left through the Carry	Encoding:	00 0000 0110 0011
Words: Cycles:	Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'. C Register f 1 1	Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Power-Down Mode (SLEEP) for more details
Example	RLF REG1,0	Words:	1
	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	Cycles: Example:	1 SLEEP



FIGURE 12-7: PARALLEL SLAVE PORT TIMING (PIC16C661 AND PIC16C662)

TABLE 12-8: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C661 AND PIC16C662)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR1 or CS1 (setup time)	20	—	-	ns	
63*	TwrH2dtl	\overline{WR} or \overline{CS} to data-in invalid (hold time) PIC 6C66X	20	-	-	ns	
		PIČ16LC66X	35	_	—	ns	
64	TrdL2dtV	\overline{RD} and \overline{CS} to data-out valid	-	-	80	ns	
65	TrdH2dtl	RD↑ or CS↓ to data-out invalid	10	-	30	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

E.4 **PIC16C6X Family of Devices**

					Clock	lemc	LI A			eriphe	erals			Features
			Total and	Site a Bo	LOLON COLOURS	1 Salto		AND SHO	100 JULIES	Sale of the state	Seo June Contraction	Solution of the second	Still Still	Bulling Sac
		Inut		MO2	TOUR LIVE	$\langle \rangle$	Single Series			MILE	CHILL TOPIO	2.44 26	AN AN	owner and
PIC16C62	20	2K		128	TMR0, TMR1, TMR2	,	SPI/I ² C		7	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	1	128	TMR0, TMR1, TMR2	~	SPI/I ² C	I	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20	1	2K	128	TMR0, TMR1, TMR2	、	SPI/I ² C	I	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63	20	4 4	1	192	TMR0, TMR1, TMR2	~	SPI/I ² C, JSART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16CR63 ⁽¹⁾	20	Ι	44 A	192	TMR0, TMR1, TMR2	~	SPI/I ² C, JSART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	1	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	ω	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A(1)	20	2K	I	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	ω	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20	Ι	2K	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	ω	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16C65	20	4 4		192	TMR0, TMR1, TMR2	~	SPI/I ² C, JSART	Yes	1	33	3.0-6.0	Yes	Ι	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A(1)	20	4 K	Ι	192	TMR0, TMR1, TMR2	2	SPI/I ² C, JSART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR65 ⁽¹⁾	20	I	4K	192	TMR0, TMR1, TMR2	2	SPI/I²C, JSART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PI All PI	C16/17 C16C6	7 family X fam	y devic ilv dev	ces hav ices us	e Power-on Res se serial program	et, se	electable v with clo	Watch ck pin	Idog T RB6 a	imer, s and da	selectable (ta pin RB7	ode pi	rotect,	and high I/O current capability.

Note 1: Please contact your local sales office for availability of these devices.

E.5 PIC16C7X Family of Devices

				Clock	_	Aemory			Peri	oheral	S			Features	
			10 TOUS	CHARLE CONTRACT			THE STREET	Tello State	Hand Hoa		See Changes		(SHON)	60.11.11.11.11.11.11.11.11.11.11.11.11.11	
	N. C. L.	I'H HIM	AND AG	Notion of	Mo V	aprile Colf	ter ter	ies ale	interest	Stonits.	Still Still	SUL Y SIL	S. INOILS	SSEAL COLUMN	
PIC16C710	20	512	36	TMR0				4	4	13	2.5-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C71	20	ź	36	TMR0				4	4	13	2.5-6.0	Yes		18-pin DIP, SOIC	
PIC16C711	20	ź	68	TMR0		1		4	4	13	2.5-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP	
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C		ъ	ø	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP	
PIC16C73	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART		ъ	1	22	2.5-6.0	Yes	I	28-pin SDIP, SOIC	
PIC16C73A	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART		ъ	11	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC	
PIC16C74	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	8	12	33	2.5-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP	
PIC16C74A	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	80	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP	
All PI canat	C16/17 vilitv	^r Fami	ly devic	ces have Power-	ņ	Reset, se	ectabl	le Watc	bopus	Timer,	selectable	e code	protect	t and high I/O current	
All PI	C16C7	'X Fan	vily dev	<i>i</i> ices use serial p	loc	Iramming	with cl	ock pir	RB6	and d	ata pin RB	7.			

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe $^{\ensuremath{\mathbb{R}}}$ communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER, and are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB, PRO MATE, and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.