

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	C166SV2
Core Size	16/32-Bit
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	118
Program Memory Size	1.6MB (1.6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	138K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-13
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xc2787x200f100labkxuma1">https://www.e-xfl.com/product-detail/infineon-technologies/xc2787x200f100labkxuma1</a>

**Table of Contents**

4.7	AC Parameters .....	109
4.7.1	Testing Waveforms .....	109
4.7.2	Definition of Internal Timing .....	110
4.7.2.1	Phase Locked Loop (PLL) .....	111
4.7.2.2	Wakeup Clock .....	114
4.7.2.3	Selecting and Changing the Operating Frequency .....	114
4.7.3	External Clock Input Parameters .....	115
4.7.4	Pad Properties .....	117
4.7.5	External Bus Timing .....	121
4.7.5.1	Bus Cycle Control with the READY Input .....	126
4.7.6	Synchronous Serial Interface Timing .....	129
4.7.7	Debug Interface Timing .....	133
<b>5</b>	<b>Package and Reliability .....</b>	<b>139</b>
5.1	Packaging .....	139
5.2	Thermal Considerations .....	141
5.3	Quality Declarations .....	142

## Summary of Features

### 1.3 Definition of Feature Variants

The XC2787X types are offered with several Flash memory sizes. [Table 3](#) and [Table 4](#) describe the location of the available Flash memory.

**Table 3 Continuous Flash Memory Ranges**

Total Flash Size	1st Range <sup>1)</sup>	2nd Range	3rd Range
1,600 Kbytes	C0'0000 <sub>H</sub> ... C0'FFFF <sub>H</sub>	C1'0000 <sub>H</sub> ... D8'FFFF <sub>H</sub>	n.a.
1,088 Kbytes	C0'0000 <sub>H</sub> ... C0'FFFF <sub>H</sub>	C1'0000 <sub>H</sub> ... CF'FFFF <sub>H</sub>	D8'0000 <sub>H</sub> ... D8'FFFF <sub>H</sub>

1) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0'F000<sub>H</sub> to C0'FFFF<sub>H</sub>).

**Table 4 Flash Memory Module Allocation (in Kbytes)**

Total Flash Size	Flash 0 <sup>1)</sup>	Flash 1	Flash 2	Flash 3	Flash 4	Flash 5	Flash 6
1,600	256	255	256	256	256	256	64
1,088	256	255	256	256	-	-	64

1) The uppermost 4-Kbyte sector of the first Flash segment is reserved for internal use (C0'F000<sub>H</sub> to C0'FFFF<sub>H</sub>).


The XC2787X types are offered with different interface options. [Table 5](#) lists the available channels for each option.

**Table 5 Interface Channel Association**

Total Number	Available Channels / Message Objects
16 ADC0 channels	CH0 ... CH15
8 ADC1 channels	CH0 ... CH7
2 CAN nodes	CAN0, CAN1 128 message objects
6 serial channels	U0C0, U0C1, U1C0, U1C1, U2C0, U2C1

## Summary of Features

The XC2787X types are offered with several PSRAM memory sizes. **Figure 1** shows the allocation rules. For example 80 Kbytes of PSRAM will be allocated at E0'0000h-E1'3FFFh.



**Figure 1 PSRAM Allocation**

**Table 6 Pin Definitions and Functions (cont'd)**

Pin	Symbol	Ctrl.	Type	Function
52	P2.11	O0 / I	St/B	<b>Bit 11 of Port 2, General Purpose Input/Output</b>
	U0C0_SELO2	O1	St/B	<b>USIC0 Channel 0 Select/Control 2 Output</b>
	U0C1_SELO2	O2	St/B	<b>USIC0 Channel 1 Select/Control 2 Output</b>
	U3C1_DOUT	O3	St/B	<b>USIC3 Channel 1 Shift Data Output</b>
	BHE/WRH	OH	St/B	<b>External Bus Interf. High-Byte Control Output</b> Can operate either as Byte High Enable (BHE) or as Write strobe for High Byte (WRH).
53	P11.5	O0 / I	St/B	<b>Bit 5 of Port 11, General Purpose Input/Output</b>
	CCU61_CC60	O1	St/B	<b>CCU61 Channel 0 Output</b>
	CCU61_COUT63	O2	St/B	<b>CCU61 Channel 3 Output</b>
	U3C1_SELO1	O3	St/B	<b>USIC3 Channel 1 Select/Control 1 Output</b>
	CCU61_CC60INB	I	St/B	<b>CCU61 Channel 0 Input</b>
	U3C1_DX2B	I	St/B	<b>USIC3 Channel 1 Shift Control Input</b>
55	P2.0	O0 / I	St/B	<b>Bit 0 of Port 2, General Purpose Input/Output</b>
	CCU63_CC60	O2	St/B	<b>CCU63 Channel 0 Output</b>
	AD13	OH / IH	St/B	<b>External Bus Interface Address/Data Line 13</b>
	RxDC0C	I	St/B	<b>CAN Node 0 Receive Data Input</b>
	CCU63_CC60INB	I	St/B	<b>CCU63 Channel 0 Input</b>
	T5INB	I	St/B	<b>GPT12E Timer T5 Count/Gate Input</b>

**Table 6 Pin Definitions and Functions (cont'd)**

<b>Pin</b>	<b>Symbol</b>	<b>Ctrl.</b>	<b>Type</b>	<b>Function</b>
95	P10.3	O0 / I	St/B	<b>Bit 3 of Port 10, General Purpose Input/Output</b>
	CCU60_COU T60	O2	St/B	<b>CCU60 Channel 0 Output</b>
	AD3	OH / IH	St/B	<b>External Bus Interface Address/Data Line 3</b>
	U0C0_DX2A	I	St/B	<b>USIC0 Channel 0 Shift Control Input</b>
	U0C1_DX2A	I	St/B	<b>USIC0 Channel 1 Shift Control Input</b>
	U3C0_DX0A	I	St/B	<b>USIC3 Channel 0 Shift Data Input</b>
96	P0.5	O0 / I	St/B	<b>Bit 5 of Port 0, General Purpose Input/Output</b>
	U1C1_SCLK OUT	O1	St/B	<b>USIC1 Channel 1 Shift Clock Output</b>
	U1C0_SELO 2	O2	St/B	<b>USIC1 Channel 0 Select/Control 2 Output</b>
	CCU61_COU T62	O3	St/B	<b>CCU61 Channel 2 Output</b>
	A5	OH	St/B	<b>External Bus Interface Address Line 5</b>
	U1C1_DX1A	I	St/B	<b>USIC1 Channel 1 Shift Clock Input</b>
	U1C0_DX1C	I	St/B	<b>USIC1 Channel 0 Shift Clock Input</b>
97	P3.3	O0 / I	St/B	<b>Bit 3 of Port 3, General Purpose Input/Output</b>
	U2C0_SELO 0	O1	St/B	<b>USIC2 Channel 0 Select/Control 0 Output</b>
	U2C1_SELO 1	O2	St/B	<b>USIC2 Channel 1 Select/Control 1 Output</b>
	U2C0_DX2A	I	St/B	<b>USIC2 Channel 0 Shift Control Input</b>

**Table 6 Pin Definitions and Functions (cont'd)**

<b>Pin</b>	<b>Symbol</b>	<b>Ctrl.</b>	<b>Type</b>	<b>Function</b>
117	P10.10	O0 / I	St/B	<b>Bit 10 of Port 10, General Purpose Input/Output</b>
	U0C0_SELO0	O1	St/B	<b>USIC0 Channel 0 Select/Control 0 Output</b>
	CCU60_COUT63	O2	St/B	<b>CCU60 Channel 3 Output</b>
	AD10	OH / IH	St/B	<b>External Bus Interface Address/Data Line 10</b>
	U0C0_DX2C	I	St/B	<b>USIC0 Channel 0 Shift Control Input</b>
	U0C1_DX1A	I	St/B	<b>USIC0 Channel 1 Shift Clock Input</b>
	TDI_B	IH	St/B	<b>JTAG Test Data Input</b> If JTAG pos. B is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it.
118	P10.11	O0 / I	St/B	<b>Bit 11 of Port 10, General Purpose Input/Output</b>
	U1C0_SCLKOUT	O1	St/B	<b>USIC1 Channel 0 Shift Clock Output</b>
	BRKOUT	O2	St/B	<b>OCDS Break Signal Output</b>
	U3C0_SELO0	O3	St/B	<b>USIC3 Channel 0 Select/Control 0 Output</b>
	AD11	OH / IH	St/B	<b>External Bus Interface Address/Data Line 11</b>
	U1C0_DX1D	I	St/B	<b>USIC1 Channel 0 Shift Clock Input</b>
	TMS_B	IH	St/B	<b>JTAG Test Mode Selection Input</b> If JTAG pos. B is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it.
	U3C0_DX2A	I	St/B	<b>USIC3 Channel 0 Shift Control Input</b>
119	P9.2	O0 / I	St/B	<b>Bit 2 of Port 9, General Purpose Input/Output</b>
	CCU63_CC62	O1	St/B	<b>CCU63 Channel 2 Output</b>
	CC1_CC4	O2	St/B	<b>CAPCOM1 CC4 Compare Output</b>
	CCU63_CC62INA	I	St/B	<b>CCU63 Channel 2 Input</b>
	CAPINB	I	St/B	<b>GPT12E Register CAPREL Capture Input</b>

**Table 6 Pin Definitions and Functions (cont'd)**

Pin	Symbol	Ctrl.	Type	Function
120	P1.2	O0 / I	St/B	<b>Bit 2 of Port 1, General Purpose Input/Output</b>
	CCU62_CC62	O1	St/B	<b>CCU62 Channel 2 Output</b>
	U1C0_SELO6	O2	St/B	<b>USIC1 Channel 0 Select/Control 6 Output</b>
	U2C1_SCLKOUT	O3	St/B	<b>USIC2 Channel 1 Shift Clock Output</b>
	A10	OH	St/B	<b>External Bus Interface Address Line 10</b>
	ESR1_4	I	St/B	<b>ESR1 Trigger Input 4</b>
	CCU61_T12HRB	I	St/B	<b>External Run Control Input for T12 of CCU61</b>
	CCU62_CC62INA	I	St/B	<b>CCU62 Channel 2 Input</b>
	U2C1_DX0D	I	St/B	<b>USIC2 Channel 1 Shift Data Input</b>
	U2C1_DX1C	I	St/B	<b>USIC2 Channel 1 Shift Clock Input</b>
121	P10.12	O0 / I	St/B	<b>Bit 12 of Port 10, General Purpose Input/Output</b>
	U1C0_DOUT	O1	St/B	<b>USIC1 Channel 0 Shift Data Output</b>
	TDO_B	OH / IH	St/B	<b>JTAG Test Data Output / DAP1 Input/Output</b> If DAP pos. 1 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.
	AD12	OH / IH	St/B	<b>External Bus Interface Address/Data Line 12</b>
	U1C0_DX0C	I	St/B	<b>USIC1 Channel 0 Shift Data Input</b>
	U1C0_DX1E	I	St/B	<b>USIC1 Channel 0 Shift Clock Input</b>
122	P9.3	O0 / I	St/B	<b>Bit 3 of Port 9, General Purpose Input/Output</b>
	CCU63_COUT60	O1	St/B	<b>CCU63 Channel 0 Output</b>
	BRKOUT	O2	St/B	<b>OCDS Break Signal Output</b>



### **Memory Content Protection**

The contents of on-chip memories can be protected against soft errors (induced e.g. by radiation) by activating the parity mechanism or the Error Correction Code (ECC).


The parity mechanism can detect a single-bit error and prevent the software from using incorrect data or executing incorrect instructions.

The ECC mechanism can detect and automatically correct single-bit errors. This supports the stable operation of the system.

It is strongly recommended to activate the ECC mechanism wherever possible because this dramatically increases the robustness of an application against such soft errors.

### 3.3 Central Processing Unit (CPU)

The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply-and-divide unit, a bit-mask generator, and a barrel shifter.



**Figure 5 CPU Block Diagram**

## Target Protocols

Each USIC channel can receive and transmit data frames with a selectable data word width from 1 to 16 bits in each of the following protocols:

- **UART** (asynchronous serial channel)
  - module capability: maximum baud rate =  $f_{\text{SYS}} / 4$
  - data frame length programmable from 1 to 63 bits
  - MSB or LSB first
- **LIN** Support (Local Interconnect Network)
  - module capability: maximum baud rate =  $f_{\text{SYS}} / 16$
  - checksum generation under software control
  - baud rate detection possible by built-in capture event of baud rate generator
- **SSC/SPI** (synchronous serial channel with or without data buffer)
  - module capability: maximum baud rate =  $f_{\text{SYS}} / 2$ , limited by loop delay
  - number of data bits programmable from 1 to 63, more with explicit stop condition
  - MSB or LSB first
  - optional control of slave select signals
- **IIC** (Inter-IC Bus)
  - supports baud rates of 100 kbit/s and 400 kbit/s
- **IIS** (Inter-IC Sound Bus)
  - module capability: maximum baud rate =  $f_{\text{SYS}} / 2$

*Note: Depending on the selected functions (such as digital filters, input synchronization stages, sample point adjustment, etc.), the maximum achievable baud rate can be limited. Please note that there may be additional delays, such as internal or external propagation delays and driver delays (e.g. for collision detection in UART mode, for IIC, etc.).*

**MultiCAN Features**

- CAN functionality conforming to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898)
- Independent CAN nodes
- Set of independent message objects (shared by the CAN nodes)
- Dedicated control registers for each CAN node
- Data transfer rate up to 1 Mbit/s, individually programmable for each node
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality for message objects:
  - Can be assigned to one of the CAN nodes
  - Configurable as transmit or receive objects, or as message buffer FIFO
  - Handle 11-bit or 29-bit identifiers with programmable acceptance mask for filtering
  - Remote Monitoring Mode, and frame counter for monitoring
- Automatic Gateway Mode support
- 16 individually programmable interrupt nodes
- Analyzer mode for CAN bus monitoring

**3.15 System Timer**

The System Timer consists of a programmable prescaler and two concatenated timers (10 bits and 6 bits). Both timers can generate interrupt requests. The clock source can be selected and the timers can also run during power reduction modes.

Therefore, the System Timer enables the software to maintain the current time for scheduling functions or for the implementation of a clock.

**3.16 Watchdog Timer**

The Watchdog Timer is one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after an application reset of the chip. It can be disabled and enabled at any time by executing the instructions DISWDT and ENWDT respectively. The software has to service the Watchdog Timer before it overflows. If this is not the case because of a hardware or software failure, the Watchdog Timer overflows, generating a prewarning interrupt and then a reset request.

The Watchdog Timer is a 16-bit timer clocked with the system clock divided by 16,384 or 256. The Watchdog Timer register is set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the Watchdog Timer is reloaded and the prescaler is cleared.

Time intervals between 3.2  $\mu$ s and 13.4 s can be monitored (@ 80 MHz).

Time intervals between 2.56  $\mu$ s and 10.71 s can be monitored (@ 100 MHz).

## 4 Electrical Parameters

The operating range for the XC2787X is defined by its electrical parameters. For proper operation the specified limits must be respected when integrating the device in its target environment.

### 4.1 General Parameters

These parameters are valid for all subsequent descriptions, unless otherwise noted.

**Table 12 Absolute Maximum Rating Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Output current on a pin when high value is driven	$I_{OH}$ SR	-30	—	—	mA	
Output current on a pin when low value is driven	$I_{OL}$ SR	—	—	30	mA	
Overload current	$I_{OV}$ SR	-10	—	10	mA	<sup>1)</sup>
Absolute sum of overload currents	$\Sigma  I_{OV} $ SR	—	—	100	mA	<sup>1)</sup>
Junction Temperature	$T_J$ SR	-40	—	150	°C	
Storage Temperature	$T_{ST}$ SR	-65	—	150	°C	
Digital supply voltage for IO pads and voltage regulators	$V_{DDP}$ SR	-0.5	—	6.0	V	
Voltage on any pin with respect to ground ( $V_{SS}$ )	$V_{IN}$ SR	-0.5	—	$V_{DDP} + 0.5$	V	$V_{IN} \leq V_{DDP(max)}$

1) Overload condition occurs if the input voltage  $V_{IN}$  is out of the absolute maximum rating range. In this case the current must be limited to the listed values by design measures.


*Note: Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for an extended time may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DDP}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DDP}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.*

### Pullup/Pulldown Device Behavior


Most pins of the XC2787X feature pullup or pulldown devices. For some special pins these are fixed; for the port pins they can be selected by the application.

The specified current values indicate how to load the respective pin depending on the intended signal level. **Figure 13** shows the current paths.

The shaded resistors shown in the figure may be required to compensate system pull currents that do not match the given limit values.



**Figure 13 Pullup/Pulldown Current Definition**



**Figure 15** Leakage Supply Current as a Function of Temperature

## 4.5 System Parameters

The following parameters specify several aspects which are important when integrating the XC2787X into an application system.

*Note: These parameters are not subject to production test but verified by design and/or characterization.*

*Note: Operating Conditions apply.*

**Table 22 Various System Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Short-term deviation of internal clock source frequency <sup>1)</sup>	$\Delta f_{\text{INT}}$ CC	-1	—	1	%	$\Delta T_J \leq 10^\circ\text{C}$
Internal clock source frequency	$f_{\text{INT}}$ CC	4.8	5.0	5.2	MHz	
Wakeup clock source frequency <sup>2)</sup>	$f_{\text{WU}}$ CC	400	—	700	kHz	FREQSEL= 00
		210	—	390	kHz	FREQSEL= 01
		140	—	260	kHz	FREQSEL= 10
		110	—	200	kHz	FREQSEL= 11
Startup time from power-on with code execution from Flash	$t_{\text{SPO}}$ CC	1.9	2.6	3.2	ms	$f_{\text{WU}} = 500 \text{ kHz}$
Startup time from stopover mode with code execution from PSRAM	$t_{\text{SSO}}$ CC	11 / $f_{\text{WU}}$ <sup>3)</sup>	—	12 / $f_{\text{WU}}$ <sup>3)</sup>	μs	
Core voltage (PVC) supervision level	$V_{\text{PVC}}$ CC	$V_{\text{LV}} - 0.03$	$V_{\text{LV}}$	$V_{\text{LV}} + 0.07$ <sup>4)</sup>	V	<sup>5)</sup>
Supply watchdog (SWD) supervision level	$V_{\text{SWD}}$ CC	$V_{\text{LV}} - 0.10$ <sup>6)</sup>	$V_{\text{LV}}$	$V_{\text{LV}} + 0.15$	V	voltage_range= lower <sup>5)</sup>
		$V_{\text{LV}} - 0.15$	$V_{\text{LV}}$	$V_{\text{LV}} + 0.15$	V	voltage_range= upper <sup>5)</sup>

1) The short-term frequency deviation refers to a timeframe of a few hours and is measured relative to the current frequency at the beginning of the respective timeframe. This parameter is useful to determine a time span for re-triggering a LIN synchronization.

2) This parameter is tested for the fastest and the slowest selection. The medium selections are not subject to production test - verified by design/characterization

3)  $f_{\text{WU}}$  in MHz




**Electrical Parameters**

**Table 29      Standard Pad Parameters for Lower Voltage Range (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Rise and Fall times (10% - 90%)	$t_{RF}$ CC	—	—	37 + 0.65 x $C_L$	ns	$C_L \geq 20$ pF; $C_L \leq 100$ pF; Driver_Strength = Medium
		—	—	24 + 0.3 x $C_L$	ns	$C_L \geq 20$ pF; $C_L \leq 100$ pF; Driver_Strength = Strong ; Driver_Edge= Medium
		—	—	6.2 + 0.24 x $C_L$	ns	$C_L \geq 20$ pF; $C_L \leq 100$ pF; Driver_Strength = Strong ; Driver_Edge= Sharp
		—	—	34 + 0.3 x $C_L$	ns	$C_L \geq 20$ pF; $C_L \leq 100$ pF; Driver_Strength = Strong ; Driver_Edge= Slow
		—	—	500 + 2.5 x $C_L$	ns	$C_L \geq 20$ pF; $C_L \leq 100$ pF; Driver_Strength = Weak

1) An output current above  $|I_{Oxnom}|$  may be drawn from up to three pins at the same time. For any group of 16 neighboring output pins, the total output current in each direction ( $\Sigma I_{OL}$  and  $\Sigma -I_{OH}$ ) must remain below 50 mA.



**Figure 24 Demultiplexed Bus Cycle**

#### 4.7.5.1 Bus Cycle Control with the READY Input

The duration of an external bus cycle can be controlled by the external circuit using the READY input signal. The polarity of this input signal can be selected.

Synchronous READY permits the shortest possible bus cycle but requires the input signal to be synchronous to the reference signal CLKOUT.


An asynchronous READY signal puts no timing constraints on the input signal but incurs a minimum of one waitstate due to the additional synchronization stage. The minimum

## Electrical Parameters

duration of an asynchronous READY signal for safe synchronization is one CLKOUT period plus the input setup time.

An active READY signal can be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).

If the next bus cycle is controlled by READY, an active READY signal must be disabled before the first valid sample point in the next bus cycle. This sample point depends on the programmed phases of the next cycle.



**Figure 25** READY Timing

### 5.3 Quality Declarations

The operation lifetime of the XC2787X depends on the applied temperature profile in the application. For a typical example, please refer to [Table 44](#); for other profiles, please contact your Infineon counterpart to calculate the specific lifetime within your application.

**Table 43 Quality Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Operation lifetime	$t_{OP}$ CC	–	–	20	a	See <a href="#">Table 44</a> and <a href="#">Table 45</a>
ESD susceptibility according to Human Body Model (HBM)	$V_{HBM}$ SR	–	–	2 000	V	EIA/JESD22-A114-B
Moisture sensitivity level	MSL CC	–	–	3	–	JEDEC J-STD-020C

**Table 44 Typical Usage Temperature Profile**

Operating Time (Sum = 20 years)	Operating Temperat.	Notes
1 200 h	$T_J = 150^{\circ}\text{C}$	Normal operation
3 600 h	$T_J = 125^{\circ}\text{C}$	Normal operation
7 200 h	$T_J = 110^{\circ}\text{C}$	Normal operation
12 000 h	$T_J = 100^{\circ}\text{C}$	Normal operation
$7 \times 21\,600$ h	$T_J = 0...10^{\circ}\text{C}, \dots, 60...70^{\circ}\text{C}$	Power reduction

**Table 45 Long Time Storage Temperature Profile**

Operating Time (Sum = 20 years)	Operating Temperat.	Notes
2 000 h	$T_J = 150^{\circ}\text{C}$	Normal operation
16 000 h	$T_J = 125^{\circ}\text{C}$	Normal operation
6 000 h	$T_J = 110^{\circ}\text{C}$	Normal operation
151 200 h	$T_J \leq 150^{\circ}\text{C}$	No operation

[www.infineon.com](http://www.infineon.com)