

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 87 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V |
| Data Converters | A/D 8x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 112-LFBGA |
| Supplier Device Package | 112-BGA (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32gg390f512-bga112 |

1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32GG390 devices.

Table 1.1. Ordering Information

| Ordering Code | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|---------------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32GG390F512G-E-BGA112 | 512 | 128 | 48 | 1.98 - 3.8 | -40 - 85 | BGA112 |
| EFM32GG390F1024G-E-BGA112 | 1024 | 128 | 48 | 1.98 - 3.8 | -40 - 85 | BGA112 |

Adding the suffix 'R' to the part number (e.g. EFM32GG390F512G-E-BGA112R) denotes tape and reel.

Visit www.silabs.com for information on global distributors and representatives.


2 System Summary

2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32GG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32GG390 devices. For a complete feature set and in-depth information on the modules, the reader is referred to the *EFM32GG Reference Manual*.


A block diagram of the EFM32GG390 is shown in Figure 2.1 (p. 3) .

Figure 2.1. Block Diagram



3.4.3 EM4 Current Consumption

Figure 3.3. *EM4 current consumption.*



3.5 Transition between Energy Modes


The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions


| Symbol | Parameter | Min | Typ | Max | Unit |
|------------|---------------------------------|-----|-----|-----|--------------------|
| t_{EM10} | Transition time from EM1 to EM0 | | 0 | | HF-CORE-CLK cycles |
| t_{EM20} | Transition time from EM2 to EM0 | | 2 | | μs |
| t_{EM30} | Transition time from EM3 to EM0 | | 2 | | μs |
| t_{EM40} | Transition time from EM4 to EM0 | | 163 | | μs |

3.6 Power Management


The EFM32GG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Figure 3.7. Typical High-Level Output Current, 3V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST




GPIO_Px_CTRL DRIVEMODE = LOW




GPIO_Px_CTRL DRIVEMODE = STANDARD




GPIO_Px_CTRL DRIVEMODE = HIGH

Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage


GPIO_Px_CTRL.DRIVEMODE = LOWEST




GPIO_Px_CTRL.DRIVEMODE = LOW




GPIO_Px_CTRL.DRIVEMODE = STANDARD




GPIO_Px_CTRL.DRIVEMODE = HIGH

Figure 3.9. Typical High-Level Output Current, 3.8V Supply Voltage


GPIO_Px_CTRL DRIVEMODE = LOWEST



GPIO_Px_CTRL DRIVEMODE = LOW



GPIO_Px_CTRL DRIVEMODE = STANDARD



GPIO_Px_CTRL DRIVEMODE = HIGH

3.9 Oscillators

3.9.1 LFXO

Table 3.8. LFXO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------|--|--|-------|--------|------|------|
| f_{LFXO} | Supported nominal crystal frequency | | | 32.768 | | kHz |
| ESR_{LFXO} | Supported crystal equivalent series resistance (ESR) | | | 30 | 120 | kOhm |
| C_{LFXOL} | Supported crystal external load range | | X^1 | | 25 | pF |
| DC_{LFXO} | Duty cycle | | 48 | 50 | 53.5 | % |
| I_{LFXO} | Current consumption for core and buffer after startup. | ESR=30 kOhm, $C_L=10 \text{ pF}$, LFXOBOOST in CMU_CTRL is 1 | | 190 | | nA |
| t_{LFXO} | Start-up time. | ESR=30 kOhm, $C_L=10 \text{ pF}$, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1 | | 400 | | ms |

¹See Minimum Load Capacitance (C_{LFXOL}) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the Configurator tool in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

3.9.2 HFXO

Table 3.9. HFXO

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------|--|---|-----|-----|------|------|
| f_{HFXO} | Supported nominal crystal Frequency | | 4 | | 48 | MHz |
| ESR_{HFXO} | Supported crystal equivalent series resistance (ESR) | Crystal frequency 48 MHz | | | 50 | Ohm |
| | | Crystal frequency 32 MHz | | 30 | 60 | Ohm |
| | | Crystal frequency 4 MHz | | 400 | 1500 | Ohm |
| g_m^{HFXO} | The transconductance of the HFXO input transistor at crystal startup | HFXOBOOST in CMU_CTRL equals 0b11 | 20 | | | μS |
| C_{HFXOL} | Supported crystal external load range | | 5 | | 25 | pF |
| I_{HFXO} | Current consumption for HFXO after startup | 4 MHz: ESR=400 Ohm, $C_L=20 \text{ pF}$, HFXOBOOST in CMU_CTRL equals 0b11 | | 85 | | μA |
| | | 32 MHz: ESR=30 Ohm, $C_L=10 \text{ pF}$, HFXOBOOST in CMU_CTRL equals 0b11 | | 165 | | μA |
| t_{HFXO} | Startup time | 32 MHz: ESR=30 Ohm, $C_L=10 \text{ pF}$, HFXOBOOST in CMU_CTRL equals 0b11 | | 400 | | μs |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|------------------|--|---|-----|-----|-----|----------------|
| C_{ADCIN} | Input capacitance | | | 2 | | pF |
| R_{ADCIN} | Input ON resistance | | 1 | | | MΩ |
| $R_{ADCFILT}$ | Input RC filter resistance | | | 10 | | kΩ |
| $C_{ADCFILT}$ | Input RC filter/de-coupling capacitance | | | 250 | | fF |
| f_{ADCCLK} | ADC Clock Frequency | | | | 13 | MHz |
| $t_{ADCCONV}$ | Conversion time | 6 bit | 7 | | | ADC-CLK Cycles |
| | | 8 bit | 11 | | | ADC-CLK Cycles |
| | | 12 bit | 13 | | | ADC-CLK Cycles |
| t_{ADCACQ} | Acquisition time | Programmable | 1 | | 256 | ADC-CLK Cycles |
| $t_{ADCACQVDD3}$ | Required acquisition time for VDD/3 reference | | 2 | | | μs |
| $t_{ADCSTART}$ | Startup time of reference generator and ADC core in NORMAL mode | | | 5 | | μs |
| | Startup time of reference generator and ADC core in KEEPADCWARM mode | | | 1 | | μs |
| SNR_{ADC} | Signal to Noise Ratio (SNR) | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference | | 59 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference | | 63 | | dB |
| | | 1 MSamples/s, 12 bit, single ended, V_{DD} reference | | 65 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 1.25V reference | | 60 | | dB |
| | | 1 MSamples/s, 12 bit, differential, internal 2.5V reference | | 65 | | dB |
| | | 1 MSamples/s, 12 bit, differential, 5V reference | | 54 | | dB |
| | | 1 MSamples/s, 12 bit, differential, V_{DD} reference | | 67 | | dB |
| | | 1 MSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference | | 69 | | dB |

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|----------------------|--------------------|-----------------|-----|-------------------|--------------------|--------|
| GAIN _{ED} | Gain error drift | 1.25V reference | | 0.01 ² | 0.033 ³ | %/°C |
| | | 2.5V reference | | 0.01 ² | 0.03 ³ | %/°C |
| OFFSET _{ED} | Offset error drift | 1.25V reference | | 0.2 ² | 0.7 ³ | LSB/°C |
| | | 2.5V reference | | 0.2 ² | 0.62 ³ | LSB/°C |

¹On the average every ADC will have one missing code, most likely to appear around $2048 +/ - n \cdot 512$ where n can be a value in the set $\{-3, -2, -1, 1, 2, 3\}$. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

²Typical numbers given by $\text{abs}(\text{Mean}) / (85 - 25)$.

³Max number given by $(\text{abs}(\text{Mean}) + 3 \times \text{stddev}) / (85 - 25)$.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.17 (p. 32) and Figure 3.18 (p. 33), respectively.

Figure 3.17. Integral Non-Linearity (INL)







Figure 3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C


1.25V Reference




2.5V Reference



2XVDDVSS Reference



5VDIFF Reference



VDD Reference

3.14 Voltage Comparator (VCMP)

Table 3.18. VCMP

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------|----------------------------------|---|------|-----------------|-----|------|
| V _{VCMPIN} | Input voltage range | | | V _{DD} | | V |
| V _{VCMPCM} | VCMP Common Mode voltage range | | | V _{DD} | | V |
| I _{VCMP} | Active current | BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register | | 0.3 | 0.6 | µA |
| | | BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0. | | 22 | 30 | µA |
| t _{VCMPREF} | Startup time reference generator | NORMAL | | 10 | | µs |
| V _{VCMPOFFSET} | Offset voltage | Single ended | -230 | -40 | 190 | mV |
| | | Differential | | 10 | | mV |
| V _{VCMPHYST} | VCMP hysteresis | | | 40 | | mV |
| t _{VCMPSTART} | Startup time | | | | 10 | µs |

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

3.15 EBI

Figure 3.31. EBI Write Enable Timing






Table 3.19. EBI Write Enable Timing

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------------------------|---|--|-----|-----|------|
| $t_{OH_WE_n}^{1\ 2\ 3\ 4}$ | Output hold time, from trailing EBI_WEn/EBI_NANDWEn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn invalid | $-6.00 + (WRHOLD * t_{HFCoreCLK})$ | | | ns |
| $t_{OSU_WE_n}^{1\ 2\ 3\ 4\ 5}$ | Output setup time, from EBI_AD, EBI_A, EBI_CSn, EBI_BLn valid to leading EBI_WEn/EBI_NANDWEn edge | $-14.00 + (WRSETUP * t_{HFCoreCLK})$ | | | ns |
| $t_{WIDTH_WE_n}^{1\ 2\ 3\ 4\ 5}$ | EBI_WEn/EBI_NANDWEn pulse width | $-7.00 + ((WRSTRB + 1) * t_{HFCoreCLK})$ | | | ns |


¹Applies for all addressing modes (figure only shows D16 addressing mode)²Applies for both EBI_WEn and EBI_NANWEn (figure only shows EBI_WEn)³Applies for all polarities (figure only shows active low signals)⁴Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})⁵The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFWE=0. The leading edge of EBI_WEn can be moved to the right by setting HALFWE=1. This decreases the length of t_{WIDTH_WEn} and increases the length of t_{OSU_WEn} by 1/2 * t_{HFCLKNODIV}.**Figure 3.32. EBI Address Latch Enable Related Output Timing****Table 3.20. EBI Address Latch Enable Related Output Timing**

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------------------------------|--|---|-----|-----|------|
| $t_{OH_ALEn}^{1\ 2\ 3\ 4}$ | Output hold time, from trailing EBI_ALE edge to EBI_AD invalid | $-6.00 + (ADRHOLD^5 * t_{HFCoreCLK})$ | | | ns |
| $t_{OSU_ALEn}^{1\ 2\ 4}$ | Output setup time, from EBI_AD valid to leading EBI_ALE edge | $-13.00 + (0 * t_{HFCoreCLK})$ | | | ns |
| $t_{WIDTH_ALEn}^{1\ 2\ 3\ 4}$ | EBI_ALEN pulse width | $-7.00 + (ADDRSETUP + 1) * t_{HFCoreCLK}$ | | | ns |

¹Applies to addressing modes D8A24ALE and D16A16ALE (figure only shows D16A16ALE)²Applies for all polarities (figure only shows active low signals)³The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFALE=0. The trailing edge of EBI_ALE can be moved to the left by setting HALFALE=1. This decreases the length of t_{WIDTH_ALEN} and increases the length of t_{OH_ALEN} by t_{HFCoreCLK} - 1/2 * t_{HFCLKNODIV}.⁴Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})⁵Figure only shows a write operation. For a multiplexed read operation the address hold time is controlled via the RDSETUP state instead of via the ADDRHOLD state.

Figure 3.34. EBI Read Enable Related Timing Requirements**Table 3.22. EBI Read Enable Related Timing Requirements**

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------------------------|---|-----|-----|-----|------|
| $t_{SU_REn}^{1\ 2\ 3\ 4}$ | Setup time, from EBI_AD valid to trailing EBI_REn edge | | 37 | | ns |
| $t_{H_Ren}^{1\ 2\ 3\ 4}$ | Hold time, from trailing EBI_REn edge to EBI_AD invalid | | -1 | | ns |

¹Applies for all addressing modes (figure only shows D16A8).²Applies for both EBI_REn and EBI_NANDREn (figure only shows EBI_REn)³Applies for all polarities (figure only shows active low signals)⁴Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})**Figure 3.35. EBI Ready/Wait Related Timing Requirements****Table 3.23. EBI Ready/Wait Related Timing Requirements**


| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------------------|---|----------------------------|-----|-----|------|
| $t_{SU_ARDY}^{1\ 2\ 3\ 4}$ | Setup time, from EBI_ARDY valid to trailing EBI_REn, EBI_WEn edge | $37 + (3 * t_{HFCoreCLK})$ | | | ns |

Table 3.26. I2C Fast-mode Plus (Fm+)

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------------|--|------|-----|-------------------|------|
| f_{SCL} | SCL clock frequency | 0 | | 1000 ¹ | kHz |
| t_{LOW} | SCL clock low time | 0.5 | | | μs |
| t_{HIGH} | SCL clock high time | 0.26 | | | μs |
| $t_{SU,DAT}$ | SDA set-up time | 50 | | | ns |
| $t_{HD,DAT}$ | SDA hold time | 8 | | | ns |
| $t_{SU,STA}$ | Repeated START condition set-up time | 0.26 | | | μs |
| $t_{HD,STA}$ | (Repeated) START condition hold time | 0.26 | | | μs |
| $t_{SU,STO}$ | STOP condition set-up time | 0.26 | | | μs |
| t_{BUF} | Bus free time between a STOP and START condition | 0.5 | | | μs |

¹For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32GG Reference Manual.

3.17 USART SPI

Figure 3.36. SPI Master Timing**Table 3.27. SPI Master Timing**

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|----------------------|-----------------|----------------|---------------------|-----|------|------|
| $t_{SCLK}^{1,2}$ | SCLK period | | $2 * t_{HFPER-CLK}$ | | | ns |
| $t_{CS_MO}^{1,2}$ | CS to MOSI | | -2.00 | | 1.00 | ns |
| $t_{SCLK_MO}^{1,2}$ | SCLK to MOSI | | -4.00 | | 3.00 | ns |
| $t_{SU_MI}^{1,2}$ | MISO setup time | IOVDD = 1.98 V | 36.00 | | | ns |
| | | IOVDD = 3.0 V | 29.00 | | | ns |
| $t_{H_MI}^{1,2}$ | MISO hold time | | -4.00 | | | ns |

¹Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

²Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})

| BGA112 Pin# and Name | | Pin Alternate Functionality / Description | | | | |
|----------------------|----------|--|--------------------|--|---------------------------------------|---|
| Pin # | Pin Name | Analog | EBI | Timers | Communication | Other |
| | | OPAMP_OUT0ALT | | | I2C0_SDA #4 | |
| H2 | PC2 | ACMP0_CH2 DAC0_OUT0ALT #2/ OPAMP_OUT0ALT | EBI_A25 #0/1/2 | TIM0_CDTI0 #4 | US2_TX #0 | LES_CH2 #0 |
| H3 | PD14 | | | | I2C0_SDA #3 | |
| H4 | PA7 | | EBI_CSTFT #0/1/2 | | | |
| H5 | PA8 | | EBI_DCLK #0/1/2 | TIM2_CC0 #0 | | |
| H6 | VSS | Ground. | | | | |
| H7 | IOVDD_3 | Digital IO power supply 3. | | | | |
| H8 | PD8 | BU_VIN | | | | CMU_CLK1 #1 |
| H9 | PD5 | ADC0_CH5 OPAMP_OUT2 #0 | | | LEU0_RX #0 | ETM_TD3 #0/2 |
| H10 | PD6 | ADC0_CH6 OPAMP_P1 | | LETIM0_OUT0 #0 TIM1_CC0 #4 PCNT0_S0IN #3 | US1_RX #2 I2C0_SDA #1 | LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0 |
| H11 | PD7 | ADC0_CH7 OPAMP_N1 | | LETIM0_OUT1 #0 TIM1_CC1 #4 PCNT0_S1IN #3 | US1_TX #2 I2C0_SCL #1 | CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0 |
| J1 | PC1 | ACMP0_CH1 DAC0_OUT0ALT #1/ OPAMP_OUT0ALT | EBI_A24 #0/1/2 | TIM0_CC2 #4 PCNT0_S1IN #2 | US0_RX #5 US1_RX #0 I2C0_SCL #4 | LES_CH1 #0 PRS_CH3 #0 |
| J2 | PC3 | ACMP0_CH3 DAC0_OUT0ALT #3/ OPAMP_OUT0ALT | EBI_NANDREn #0/1/2 | TIM0_CDTI1 #4 | US2_RX #0 | LES_CH3 #0 |
| J3 | PD15 | | | | I2C0_SCL #3 | |
| J4 | PA12 | | EBI_A00 #0/1/2 | TIM2_CC0 #1 | | |
| J5 | PA9 | | EBI_DTEN #0/1/2 | TIM2_CC1 #0 | | |
| J6 | PA10 | | EBI_VSNC #0/1/2 | TIM2_CC2 #0 | | |
| J7 | PB9 | | EBI_A03 #0/1/2 | | U1_TX #2 | |
| J8 | PB10 | | EBI_A04 #0/1/2 | | U1_RX #2 | |
| J9 | PD2 | ADC0_CH2 | EBI_A27 #0/1/2 | TIM0_CC1 #3 | USB_DMPU #0 US1_CLK #1 | DBG_SWO #3 |
| J10 | PD3 | ADC0_CH3 OPAMP_N2 | | TIM0_CC2 #3 | US1_CS #1 | ETM_TD1 #0/2 |
| J11 | PD4 | ADC0_CH4 OPAMP_P2 | | | LEU0_TX #0 | ETM_TD2 #0/2 |
| K1 | PB7 | LFXTAL_P | | TIM1_CC0 #3 | US0_TX #4 US1_CLK #0 | |
| K2 | PC4 | ACMP0_CH4 OPAMP_P0 | EBI_A26 #0/1/2 | TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0 | US2_CLK #0 I2C1_SDA #0 | LES_CH4 #0 |
| K3 | PA13 | | EBI_A01 #0/1/2 | TIM2_CC1 #1 | | |
| K4 | VSS | Ground. | | | | |
| K5 | PA11 | | EBI_HSNC #0/1/2 | | | |
| K6 | RESETn | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. | | | | |
| K7 | AVSS_1 | Analog ground 1. | | | | |

| Alternate | LOCATION | | | | | | | |
|------------------------------|----------|-----|------|-----|-----|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| ACMP0_CH6 | PC6 | | | | | | | Analog comparator ACMP0, channel 6. |
| ACMP0_CH7 | PC7 | | | | | | | Analog comparator ACMP0, channel 7. |
| ACMP0_O | PE13 | PE2 | PD6 | | | | | Analog comparator ACMP0, digital output. |
| ACMP1_CH0 | PC8 | | | | | | | Analog comparator ACMP1, channel 0. |
| ACMP1_CH1 | PC9 | | | | | | | Analog comparator ACMP1, channel 1. |
| ACMP1_CH2 | PC10 | | | | | | | Analog comparator ACMP1, channel 2. |
| ACMP1_CH3 | PC11 | | | | | | | Analog comparator ACMP1, channel 3. |
| ACMP1_O | PF2 | PE3 | PD7 | | | | | Analog comparator ACMP1, digital output. |
| ADC0_CH0 | PD0 | | | | | | | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1 | PD1 | | | | | | | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2 | PD2 | | | | | | | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3 | PD3 | | | | | | | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4 | PD4 | | | | | | | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5 | PD5 | | | | | | | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6 | PD6 | | | | | | | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7 | PD7 | | | | | | | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX | PE11 | | | | | | | Bootloader RX. |
| BOOT_TX | PE10 | | | | | | | Bootloader TX. |
| BU_STAT | PE3 | | | | | | | Backup Power Domain status, whether or not the system is in backup mode |
| BU_VIN | PD8 | | | | | | | Battery input for Backup Power Domain |
| BU_VOUT | PE2 | | | | | | | Power output for Backup Power Domain |
| CMU_CLK0 | PA2 | | PD7 | | | | | Clock Management Unit, clock output number 0. |
| CMU_CLK1 | PA1 | PD8 | PE12 | | | | | Clock Management Unit, clock output number 1. |
| OPAMP_N0 | PC5 | | | | | | | Operational Amplifier 0 external negative input. |
| OPAMP_N1 | PD7 | | | | | | | Operational Amplifier 1 external negative input. |
| OPAMP_N2 | PD3 | | | | | | | Operational Amplifier 2 external negative input. |
| DAC0_OUT0 / OPAMP_OUT0 | PB11 | | | | | | | Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0. |
| DAC0_OUT0ALT / OPAMP_OUT0ALT | PC0 | PC1 | PC2 | PC3 | PD0 | | | Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0. |
| DAC0_OUT1 / OPAMP_OUT1 | PB12 | | | | | | | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1. |
| DAC0_OUT1ALT / OPAMP_OUT1ALT | | | | | PD1 | | | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1. |
| OPAMP_OUT2 | PD5 | PD0 | | | | | | Operational Amplifier 2 output. |
| OPAMP_P0 | PC4 | | | | | | | Operational Amplifier 0 external positive input. |
| OPAMP_P1 | PD6 | | | | | | | Operational Amplifier 1 external positive input. |
| OPAMP_P2 | PD4 | | | | | | | Operational Amplifier 2 external positive input. |
| DBG_SWCLK | PF0 | PF0 | PF0 | PF0 | | | | Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down. |
| DBG_SWDIO | PF1 | PF1 | PF1 | PF1 | | | | Debug-interface Serial Wire data input / output. Note that this function is enabled to pin out of reset, and has a built-in pull up. |

| Alternate | LOCATION | | | | | | | |
|---------------|----------|------|------|-----|---|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| DBG_SWO | PF2 | | PD1 | PD2 | | | | Debug-interface Serial Wire viewer Output. Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00 | PA12 | PA12 | PA12 | | | | | External Bus Interface (EBI) address output pin 00. |
| EBI_A01 | PA13 | PA13 | PA13 | | | | | External Bus Interface (EBI) address output pin 01. |
| EBI_A02 | PA14 | PA14 | PA14 | | | | | External Bus Interface (EBI) address output pin 02. |
| EBI_A03 | PB9 | PB9 | PB9 | | | | | External Bus Interface (EBI) address output pin 03. |
| EBI_A04 | PB10 | PB10 | PB10 | | | | | External Bus Interface (EBI) address output pin 04. |
| EBI_A05 | PC6 | PC6 | PC6 | | | | | External Bus Interface (EBI) address output pin 05. |
| EBI_A06 | PC7 | PC7 | PC7 | | | | | External Bus Interface (EBI) address output pin 06. |
| EBI_A07 | PE0 | PE0 | PE0 | | | | | External Bus Interface (EBI) address output pin 07. |
| EBI_A08 | PE1 | PE1 | PE1 | | | | | External Bus Interface (EBI) address output pin 08. |
| EBI_A09 | PE2 | PC9 | PC9 | | | | | External Bus Interface (EBI) address output pin 09. |
| EBI_A10 | PE3 | PC10 | PC10 | | | | | External Bus Interface (EBI) address output pin 10. |
| EBI_A11 | PE4 | PE4 | PE4 | | | | | External Bus Interface (EBI) address output pin 11. |
| EBI_A12 | PE5 | PE5 | PE5 | | | | | External Bus Interface (EBI) address output pin 12. |
| EBI_A13 | PE6 | PE6 | PE6 | | | | | External Bus Interface (EBI) address output pin 13. |
| EBI_A14 | PE7 | PE7 | PE7 | | | | | External Bus Interface (EBI) address output pin 14. |
| EBI_A15 | PC8 | PC8 | PC8 | | | | | External Bus Interface (EBI) address output pin 15. |
| EBI_A16 | PB0 | PB0 | PB0 | | | | | External Bus Interface (EBI) address output pin 16. |
| EBI_A17 | PB1 | PB1 | PB1 | | | | | External Bus Interface (EBI) address output pin 17. |
| EBI_A18 | PB2 | PB2 | PB2 | | | | | External Bus Interface (EBI) address output pin 18. |
| EBI_A19 | PB3 | PB3 | PB3 | | | | | External Bus Interface (EBI) address output pin 19. |
| EBI_A20 | PB4 | PB4 | PB4 | | | | | External Bus Interface (EBI) address output pin 20. |
| EBI_A21 | PB5 | PB5 | PB5 | | | | | External Bus Interface (EBI) address output pin 21. |
| EBI_A22 | PB6 | PB6 | PB6 | | | | | External Bus Interface (EBI) address output pin 22. |
| EBI_A23 | PC0 | PC0 | PC0 | | | | | External Bus Interface (EBI) address output pin 23. |
| EBI_A24 | PC1 | PC1 | PC1 | | | | | External Bus Interface (EBI) address output pin 24. |
| EBI_A25 | PC2 | PC2 | PC2 | | | | | External Bus Interface (EBI) address output pin 25. |
| EBI_A26 | PC4 | PC4 | PC4 | | | | | External Bus Interface (EBI) address output pin 26. |
| EBI_A27 | PD2 | PD2 | PD2 | | | | | External Bus Interface (EBI) address output pin 27. |
| EBI_AD00 | PE8 | PE8 | PE8 | | | | | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01 | PE9 | PE9 | PE9 | | | | | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02 | PE10 | PE10 | PE10 | | | | | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03 | PE11 | PE11 | PE11 | | | | | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04 | PE12 | PE12 | PE12 | | | | | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05 | PE13 | PE13 | PE13 | | | | | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06 | PE14 | PE14 | PE14 | | | | | External Bus Interface (EBI) address and data input / output pin 06. |

| Alternate | LOCATION | | | | | | | |
|---------------|-----------|-----|---|---|---|---|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| US2_CLK | PC4 | PB5 | | | | | | USART2 clock input / output. |
| US2_CS | PC5 | PB6 | | | | | | USART2 chip select input / output. |
| US2_RX | PC3 | PB4 | | | | | | USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | PC2 | PB3 | | | | | | USART2 Asynchronous Transmit. Also used as receive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| USB_DM | PF10 | | | | | | | USB D- pin. |
| USB_DMPU | PD2 | | | | | | | USB D- Pullup control. |
| USB_DP | PF11 | | | | | | | USB D+ pin. |
| USB_ID | PF12 | | | | | | | USB ID pin. Used in OTG mode. |
| USB_VBUS | USB_VBUS | | | | | | | USB 5 V VBUS input. |
| USB_VBUSEN | PF5 | | | | | | | USB 5 V VBUS enable. |
| USB_VREGI | USB_VREGI | | | | | | | USB Input to internal 3.3 V regulator |
| USB_VREGO | USB_VREGO | | | | | | | USB Decoupling for internal 3.3 V USB regulator and regulator output |

4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32GG390* is shown in Table 4.3 (p. 63). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 4.3. GPIO Pinout

| Port | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | PA15 | PA14 | PA13 | PA12 | PA11 | PA10 | PA9 | PA8 | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| Port B | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | PB9 | PB8 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| Port C | - | - | - | - | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| Port D | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| Port E | PE15 | PE14 | PE13 | PE12 | PE11 | PE10 | PE9 | PE8 | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 |
| Port F | - | - | - | PF12 | PF11 | PF10 | PF9 | PF8 | PF7 | PF6 | PF5 | - | - | PF2 | PF1 | PF0 |

4.4 Opamp Pinout Overview

The specific opamp terminals available in *EFM32GG390* is shown in Figure 4.2 (p. 64) .

A Disclaimer and Trademarks

A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

Table of Contents

| | |
|--|----|
| 1. Ordering Information | 2 |
| 2. System Summary | 3 |
| 2.1. System Introduction | 3 |
| 2.2. Configuration Summary | 7 |
| 2.3. Memory Map | 9 |
| 3. Electrical Characteristics | 10 |
| 3.1. Test Conditions | 10 |
| 3.2. Absolute Maximum Ratings | 10 |
| 3.3. General Operating Conditions | 10 |
| 3.4. Current Consumption | 11 |
| 3.5. Transition between Energy Modes | 13 |
| 3.6. Power Management | 13 |
| 3.7. Flash | 15 |
| 3.8. General Purpose Input Output | 15 |
| 3.9. Oscillators | 23 |
| 3.10. Analog Digital Converter (ADC) | 28 |
| 3.11. Digital Analog Converter (DAC) | 38 |
| 3.12. Operational Amplifier (OPAMP) | 39 |
| 3.13. Analog Comparator (ACMP) | 43 |
| 3.14. Voltage Comparator (VCMP) | 45 |
| 3.15. EBI | 45 |
| 3.16. I2C | 49 |
| 3.17. USART SPI | 50 |
| 3.18. USB | 51 |
| 3.19. Digital Peripherals | 51 |
| 4. Pinout and Package | 53 |
| 4.1. Pinout | 53 |
| 4.2. Alternate Functionality Pinout | 57 |
| 4.3. GPIO Pinout Overview | 63 |
| 4.4. Opamp Pinout Overview | 63 |
| 4.5. BGA112 Package | 64 |
| 5. PCB Layout and Soldering | 66 |
| 5.1. Recommended PCB Layout | 66 |
| 5.2. Soldering Information | 68 |
| 6. Chip Marking, Revision and Errata | 69 |
| 6.1. Chip Marking | 69 |
| 6.2. Revision | 69 |
| 6.3. Errata | 69 |
| 7. Revision History | 70 |
| 7.1. Revision 1.40 | 70 |
| 7.2. Revision 1.30 | 70 |
| 7.3. Revision 1.21 | 71 |
| 7.4. Revision 1.20 | 71 |
| 7.5. Revision 1.10 | 72 |
| 7.6. Revision 1.00 | 72 |
| 7.7. Revision 0.98 | 72 |
| 7.8. Revision 0.96 | 72 |
| 7.9. Revision 0.95 | 72 |
| 7.10. Revision 0.91 | 73 |
| 7.11. Revision 0.90 | 73 |
| A. Disclaimer and Trademarks | 74 |
| A.1. Disclaimer | 74 |
| A.2. Trademark Information | 74 |
| B. Contact Information | 75 |
| B.1. | 75 |