



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-·XE

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wleafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2-2.	Connection	of Unused	Pins (3/3)
------------	------------	-----------	------------

Pin Name	I/O	Recommended Connection of Unused Pins
P121/X1	Input	Independently connect to VDD or Vss via a resistor.
P122/X2/EXCLK		
P123/XT1		
P124/XT2/EXCLKS		
P125/VL3/(TI06)/(TO06)	I/O	Input: Independently connect to V_{DD} or V_{SS} via a resistor.
P126/CAPL/(TI04)/(TO04)		Output: Leave open.
P127/CAPH/(TI03)/(TO03)/(REMOOUT)		
P130/(SO00)/(TxD0)/SEG28		<when i="" o="" port="" setting="" to=""> Input: Independently connect to VDD or VSS via a resistor. Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when></when>
P137/INTP0	Input	Independently connect to VDD or Vss via a resistor.
RESET	Input	Connect directly or via a resistor to VDD.
REGC	-	Connect to Vss via capacitor (0.47 to 1 μ F).
COM0 to COM3	Output	Leave open.
COM4/SEG0		
COM5/SEG1		
COM6/SEG2		
COM7/SEG3		
VL1	-	
VL2	-	
VL4	-	

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



6.8 Independent Channel Operation Function of Timer Array Unit

6.8.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals. The interrupt generation period can be calculated by the following expression.

<R>

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

(2) Operation as square wave output

TOmn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOmn can be calculated by the following expressions.

• Period of square wave output from TOmn = Period of count clock \times (Set value of TDRmn + 1) \times 2	
• Frequency of square wave output from TOmn = Frequency of count clock/{(Set value of TDRmn + 1)	× 2}

Timer count register mn (TCRmn) operates as a down counter in the interval timer mode.

The TCRmn register loads the value of timer data register mn (TDRmn) at the first count clock after the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1. If the MDmn0 bit of timer mode register mn (TMRmn) is 0 at this time, INTTMmn is not output and TOmn is not toggled. If the MDmn0 bit of the TMRmn register is 1, INTTMmn is output and TOmn is toggled.

After that, the TCRmn register count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and TOmn is toggled at the next count clock. At the same time, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)



Figure 7-45. Batch Overwrite Function: Standalone Operation during Period Controlled by External Trigger Input and Timing of Buffer Updating during Counting Operation (TKBTSE0 bit set to 1)





RL78/L13	3
----------	---

	15	14	13	12	11	10	9	8	
TKBCTL00	TKBIHE0	-	TKBSSE01	TKBDIE01	-	-	TKBSSE00	TKBDIE00	
	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
	TKBMFE0	-	TKBIRS01	TKBIRS00	-	TKBTSE0	TKBSTS01	TKBSTS00	
	1/0	0	1/0	1/0	0	1	0	0	
	7	6	5	4	3	2	1	0	
TKBCTL01	TKBCE0	-	-	TKBCKS0	-	-	TKBMD01	TKBMD00	
	1	0	0	1/0	0	0	1	1	
	7	6	5	4	3	2	1	0	
TKBIOC00	-	-	-	-	TKBTOL01	TKBTOL00	TKBTOD01	TKBTOD00	
	0	0	0	0	1/0	1/0	1/0	1/0	
	7	6	5	4	3	2	1	0	
TKBIOC01	TKBNFB0	-	TKBEGPA0	TKBEGNA0	TKBEGPB0	TKBEGNB0	TKBTOE01	TKBTOE00	
	0	0	0	0	0	0	1/0	1/0	
	7	6	5	4	3	2	1	0	
TKBPSCS0	-	TKBTPS012	TKBTPS011	TKBTPS010	_	TKBTPS002	TKBTPS001	TKBTPS000	
	0	1/0	1/0	1/0	0	1/0	1/0	1/0	
TKBCR00				0000H to F	FFFH				
TKBCR01				0000H to F	FFFH				
TKBCR02				0000H to F	FFFH				
TKBCR03				0000H to F	FFFH				
TKBSIR00				0000H	l				
TKBSIR01				0000H	I				
TKBSSR00				00H					
TKBSSR01	00H								
TKBDNR00				00H					
TKBDNR01				00H					
TKBMFR0				0000H to F	FFFH				

(2) List of register setting at interleave PFC output mode

: Setting is fixed for this mode : Setting is not needed (default setting)



(2) Overwrite during operation (TKBCE0 = 1) of TKBSIR00/TKBSIR01/TKBSSR00/TKBSSR01 registers Overwrite during the operation (TKBCE0 = 1) is available for TKBSIR00/TKBSIR01/TKBSSR00/TKBSSR01. TKBSIR00/TKBSIR01/TKBSSR00/TKBSSR01 own the buffer and batch overwriting is available via writing 1 to the TKBRDT0 bit. When restarting the smooth start function, clear the TKBCE0 bit to 0, and then set it to 1.

(3) Overwrite during operation (TKBCE0 = 1) of

TKBCR00/TKBCR01/TKBCR02/TKBCR03/TKBSIR00/TKBSIR01/TKBSSR00/TKBSSR01 registers

When TKBRDT0 is set to 1 during the period of PWM output smooth start (TKBSSF00 = 1, TKBSSF01 = 1), batch overwrite is masked and the TKBSEF0p flag is set. In order to perform batch overwrite, clear TKBSEF0p and confirm TKBSSF0p becomes 0, then set TKBRDT0 to 1.

Figure 7-62. Overwrite During Smooth Start Function Operation (TKBSSF0p = 1) of TKBCR00/TKBCR01/TKBCR02/TKBCR03/TKBSIR00/TKBSIR01/TKBSSR00/TKBSSR01 Registers

Timer clock		
TKBRDT0		
TKBSSF0p		
TKBSEF0p	Set	Clear
TKBCLSE0p		٦/

Remark p = 1, 0



8.3.9 Date count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It is a decimal counter that count ups when the hour counter overflows. This counter counts as follows.

[DAY count values]

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of frace later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.

The DAY register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 8-10. Format of Day-of-week Count Register (DAY)

Address: FFF96H After reset: Undefined R/W

Symbol	7	6	5	4	3	2	1	0
DAY	0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1

Caution When reading or writing to DAY while the clock counter operates (RTCE = 1), be sure to use the flows shown in 8.4.3 Reading real-time clock 2 counter and 8.4.4 Writing to real-time clock 2 counter.



CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

10.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for clock output for supply to peripheral ICs. Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

The PCLBUZn pin outputs a clock selected by clock output select register n (CKSn).

Figure 10-1 shows the block diagram of clock output/buzzer output controller.

Remark n = 0, 1



10.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 10-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output select register n (CKSn) Subsystem clock supply mode control register (OSMC) Port mode register 0 (PM0) Port register 0 (P0)

10.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output select register n (CKSn)
- Subsystem clock supply mode control register (OSMC)
- Port mode register 0 (PM0)

10.3.1 Clock output select register n (CKSn)

This register specifies output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and specifies the output clock.

Select the clock to be output from the PCLBUZn pin by using the CKSn register.

The CKSn register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.



15.5.7 Canceling wait

The I²C usually cancels a wait state by the following processing.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling wait)
- Setting bit 1 (STTn) of the IICCTLn0 register (generating start condition)^{Note}
- Setting bit 0 (SPTn) of the IICCTLn0 register (generating stop condition)^{Note}

Note Master only

When the above wait canceling processing is executed, the I^2C cancels the wait state and communication is resumed. To cancel a wait state and transmit data (including addresses), write the data to the IICAn register.

To receive data after canceling a wait state, or to complete data transmission, set bit 5 (WRELn) of the IICCTLn0 register to 1.

To generate a restart condition after canceling a wait state, set bit 1 (STTn) of the IICCTLn0 register to 1.

To generate a stop condition after canceling a wait state, set bit n (SPTn) of the IICCTLn0 register to 1.

Execute the canceling processing only once for one wait state.

If, for example, data is written to the IICAn register after canceling a wait state by setting the WRELn bit to 1, an incorrect value may be output to SDAAn line because the timing for changing the SDAAn line conflicts with the timing for writing the IICAn register.

In addition to the above, communication is stopped if the IICEn bit is cleared to 0 when communication has been aborted, so that the wait state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LRELn) of the IICCTLn0 register, so that the wait state can be canceled.

Caution If a processing to cancel a wait state is executed when WUPn = 1, the wait state will not be canceled.

Remark n = 0





Figure 15-24. When Operating as Master Device after Releasing STOP Mode Other than by INTIICAn

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

Remark n = 0



16.3.5 LCD boost level control register (VLCD)

VLCD selects the reference voltage that is to be generated when operating the voltage boost circuit (contrast adjustment). The reference voltage can be selected from 16 steps.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets VLCD to 04H.

Figure 16-6. Format of LCD Boost Level Control Register (VLCD)

Address: FFF43H	After reset:	04H	R/W

Symbol	7	6	5	4	3	2	1	0
VLCD	0	0	0	VLCD4	VLCD3	VLCD2	VLCD1	VLCD0

VLCD4	VLCD3	VLCD2	VLCD1	VLCD0	Reference voltage	VL	4 voltage
					selection (contrast adjustment)	1/3 bias method	1/4 bias method
0	0	1	0	0	1.00 V (default)	3.00 V	4.00 V
0	0	1	0	1	1.05 V	3.15 V	4.20 V
0	0	1	1	0	1.10 V	3.30 V	4.40 V
0	0	1	1	1	1.15 V	3.45 V	4.60 V
0	1	0	0	0	1.20 V	3.60 V	4.80 V
0	1	0	0	1	1.25 V	3.75 V	5.00 V
0	1	0	1	0	1.30 V	3.90 V	5.20 V
0	1	0	1	1	1.35 V	4.05 V	Setting prohibited
0	1	1	0	0	1.40 V	4.20 V	Setting prohibited
0	1	1	0	1	1.45 V	4.35 V	Setting prohibited
0	1	1	1	0	1.50 V	4.50 V	Setting prohibited
0	1	1	1	1	1.55 V	4.65 V	Setting prohibited
1	0	0	0	0	1.60 V	4.80 V	Setting prohibited
1	0	0	0	1	1.65 V	4.95 V	Setting prohibited
1	0	0	1	0	1.70 V	5.10 V	Setting prohibited
1	0	0	1	1	1.75 V	5.25 V	Setting prohibited
	(Other than above	9		Setting prohibited		

Cautions 1. The VLCD setting is valid only when the voltage boost circuit is operating.

- 2. Be sure to set bits 5 to 7 to "0".
- 3. Be sure to change the VLCD value after having stopped the operation of the voltage boost circuit (VLCON = 0).
- 4. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set VLCON to 1.
- 5. To use the external resistance division method or capacitor split method, use the VLCD register with its initial value (04H).

Figure 19-1. Basic Configuration of Interrupt Function (2/2)







28.4.4 Communication commands

The RL78 microcontroller executes serial programming through the commands listed in Table 28-7.

The signals sent from the dedicated flash memory programmer or external device to the RL78 microcontroller are called commands, and programming functions corresponding to the commands are executed. For details, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

Classification	Command Name	Function		
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.		
Erase	Block Erase	Erases a specified area in the flash memory.		
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.		
Write	Programming	Writes data to a specified area in the flash memory ^{Note} .		
Getting information	Silicon Signature	Gets the RL78 microcontroller information (such as the part number, flash memory configuration, and programming firmware version).		
	Checksum	Gets the checksum data for a specified area.		
Security	Security Set	Sets security information.		
	Security Get	Gets security information.		
	Security Release	Release setting of prohibition of writing.		
Others	Reset	Used to detect synchronization status of communication.		
	Baud Rate Set	Sets baud rate when UART communication mode is selected.		

Table 28-7. Flash Memory Control Commands

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

Product information (such as product name and firmware version) can be obtained by executing the "Silicon Signature" command.

Table 28-8 is a list of signature data and Table 28-9 shows an example of signature data.

Table 28-8. Signature Data List

Field Name	Description	Number of Transmit Data	
Device code	The serial number assigned to the device	3 bytes	
Device name	Device name (ASCII code)	10 bytes	
Code flash memory area last address	Last address of code flash memory area (Sent from lower address. Example: 00000H to 0FFFFH (64 KB) \rightarrow FFH, FFH, 00H)	3 bytes	
Data flash memory area last address	Last address of data flash memory area (Sent from lower address. Example: F1000H to F1FFFH (4 KB) \rightarrow FFH, 1FH, 0FH)	3 bytes	
Firmware version	Version information of firmware for programming (Sent from upper address. Example: From Ver. 1.23 \rightarrow 01H, 02H, 03H)	3 bytes	



28.5.1 Self-programming procedure

The following figure illustrates a flow for rewriting the code flash memory by using a flash self-programming library.



Figure 28-8. Flow of Self Programming (Rewriting Flash Memory)



Instruction	Mnemonic	Inemonic Operands Bytes Clocks Clocks		Clocks		Flag		
Group				Note 1	Note 2		Z	AC CY
16-bit MOV	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$		
data		[DE], AX	1	1	-	$(DE) \leftarrow AX$		
transier		AX, ES:[DE]	2	2	5	AX ← (ES, DE)		
		ES:[DE], AX	2	2	-	$(ES,DE) \leftarrow AX$		
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$		
		[HL], AX	1	1	_	$(HL) \leftarrow AX$		
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$		
		ES:[HL], AX	2	2	_	$(ES,HL) \leftarrow AX$		
		AX, [DE+byte]	2	1	4	AX ← (DE+byte)		
		[DE+byte], AX	2	1	_	(DE+byte) ← AX		
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES, DE) + byte)$		
		ES:[DE+byte], AX	3	2	_	$((ES, DE) + byte) \leftarrow AX$		
		AX, [HL+byte]	2	1	4	$AX \leftarrow (HL + byte)$		
		[HL+byte], AX	2	1	_	$(HL + byte) \leftarrow AX$		
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES, HL) + byte)$		
		ES:[HL+byte], AX	3	2	_	$((ES,HL) + byte) \leftarrow AX$		
		AX, [SP+byte]	2	1	_	$AX \leftarrow (SP + byte)$		
		[SP+byte], AX	2	1	_	$(SP + byte) \leftarrow AX$		
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$		
		word[B], AX	3	1	_	$(B+word) \leftarrow AX$		
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES, B) + word)$		
		ES:word[B], AX	4	2	_	$((ES,B) + word) \leftarrow AX$		
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$		
		word[C], AX	3	1	_	$(C + word) \leftarrow AX$		
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES, C) + word)$		
		ES:word[C], AX	4	2	-	$((ES, C) + word) \leftarrow AX$		
		AX, word[BC]	3	1	4	AX ← (BC + word)		
		word[BC], AX	3	1	_	$(BC + word) \leftarrow AX$		
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + word)$		
		ES:word[BC], AX	4	2	_	$((ES, BC) + word) \leftarrow AX$		

Table 31-5. Operation List (5/17)

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fcLk) when the code flash area is accessed, or when the data flash area is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction	Mnemonic	Operands	Bytes	Clo	ocks Clocks		Flag		I
Group				Note 1	Note 2		Z	AC	CY
Bit manipulate	XOR1	CY, A.bit	2	1	-	$CY \leftarrow CY \neq A.bit$			×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \nleftrightarrow PSW.bit$			×
		CY, saddr.bit	3	1	-	$CY \gets CY \nleftrightarrow (saddr).bit$			×
		CY, sfr.bit	3	1	-	$CY \gets CY \nleftrightarrow sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \nleftrightarrow (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \gets CY \nleftrightarrow (ES, HL).bit$			×
	SET1	A.bit	2	1	-	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 1			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit \leftarrow 1			
CLI		saddr.bit	3	2	-	(saddr).bit \leftarrow 1			
		sfr.bit	3	2	-	sfr.bit ← 1			
		[HL].bit	2	2	_	(HL).bit \leftarrow 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit \leftarrow 1			
	CLR1	A.bit	2	1	_	A.bit ← 0			
		PSW.bit	3	4	_	$PSW.bit \gets 0$	×	×	×
		!addr16.bit	4	2	-	(addr16).bit \leftarrow 0			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit $\leftarrow 0$			
s		saddr.bit	3	2	-	$(saddr.bit) \leftarrow 0$			
		sfr.bit	3	2	-	sfr.bit ← 0			
		[HL].bit	2	2	-	(HL).bit $\leftarrow 0$			
		ES:[HL].bit	3	3	-	(ES, HL).bit \leftarrow 0			
	SET1	CY	2	1	-	CY ← 1			1
	CLR1	CY	2	1	-	CY ← 0			0
NOT1 CY 2 1 - CY -		$CY \leftarrow \overline{CY}$			×				

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed

2. Number of CPU clocks (fclk) when the code flash area is accessed, or when the data flash area is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.



Note Operation is not possible if 1.6 V ≤ V_{DD} < 1.8 V in LV (low-voltage main) mode while the system is operating on the subsystem clock.

Remark fMCK: Timer array unit operation clock frequency (Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn) m: Unit number (m = 0), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation





CHAPTER 33 ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$

R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB R5F10WMAGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

- Cautions 1. The RL78/L13 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product.
 - Consult Renesas salesperson and distributor for derating when the product is used at T_A = +85°C to +105°C. Note that derating means "systematically lowering the load from the rated value to improve reliability".
- Remark When RL78/L13 is used in the range of $T_A = -40$ to $+85^{\circ}$ C, see CHAPTER 32 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^{\circ}$ C).



Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	VL1	VL1 voltage ^{Note 1}		–0.3 to +2.8 and	V
				-0.3 to VL4 +0.3	
	VL2	VL2 voltage ^{Note 1}		–0.3 to VL4 +0.3 $^{\rm Note \ 2}$	V
	VL3	VL3 voltage ^{Note 1}		-0.3 to VL4 +0.3 ^{Note 2}	V
	VL4	VL4 voltage ^{Note 1}		–0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age ^{Note 1}	–0.3 to VL4 +0.3 $^{\rm Note 2}$	V
	Vout	COM0 to COM7	External resistance division method	-0.3 to Vdd +0.3 ^{Note 2}	V
	SEG	SEG0 to SEG50	Capacitor split method	-0.3 to Vdd +0.3 ^{Note 2}	V
	output voltage		Internal voltage boosting method	-0.3 to VL4 +0.3 ^{Note 2}	V

Absolute Maximum Ratings (2/3)

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μF ± 30%) and connect a capacitor (0.47 μF ± 30%) between the CAPL and CAPH pins.
 - 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Parameter Symbol		Conditions	HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 1	t ксү2	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$	20 MHz < fмск	24/fмск		ns
			8 MHz < fмск ≤ 20 MHz	20/f мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	16/fмск		ns
			fмск ≤ 4 MHz	12/fмск		ns
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V \end{array}$	20 MHz < fмск	32/f мск		ns
			$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	28/fмск		ns
			8 MHz < fмск ≤ 16 MHz	24/f мск		ns
			4 MHz < fмск ≤ 8 MHz	16/fмск		ns
			fмск ≤ 4 MHz	12/ fмск		ns
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V \end{array}$	20 MHz < fмск	72/f мск		ns
			16 MHz < fмск ≤ 20 MHz	64/f мск		ns
			8 MHz < fмск ≤ 16 MHz	52/f мск		ns
			$4 \text{ MHz} < f_{MCK} \le 8 \text{ MHz}$	32/f мск		ns
			fмск ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	t кн2, t кL2	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{PD}}$	$2.7~V \leq V_b \leq 4.0~V$	tkcy2/2 – 24		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}_{\text{DD}}$, 2.3 V \leq V $_{b}$ \leq 2.7 V	tkcy2/2 - 36		ns
		$2.4 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}_{\text{DD}}$, 1.6 V \leq V $_{b}$ \leq 2.0 V	tkcy2/2 – 100		ns
SIp setup time	tsık2	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{PD}}$	$2.7~V \leq V_b \leq 4.0~V$	1/fмск + 40		ns
(to SCKp↑) ^{Note 2}		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}_{\text{DD}}$, 2.3 V \leq Vb \leq 2.7 V	1/fмск + 40		ns
		$2.4~\text{V} \leq \text{V}_{\text{DD}} < 3.3~\text{V}_{\text{P}}$, 1.6 V \leq V $_{b}$ \leq 2.0 V	1/fмск + 60		ns
SIp hold time	tksi2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V_{\text{PD}}$	$2.7~V \leq V_b \leq 4.0~V$	1/fмск + 62		ns
(from SCKp↑) ^{Note 3}		$2.7~V \leq V_{\text{DD}} \leq 4.0~V_{\text{PD}}$	$2.3~V \leq V_b \leq 2.7~V$	1/fмск + 62		ns
		$2.4~V \leq V_{\text{DD}} \leq 3.3~V_{\text{PD}}$	1.6 V \leq V_b \leq 2.0 V	1/fмск + 62		ns
Delay time from SCKp \downarrow to	tkso2	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}_{\text{PD}}$	$2.7~V \leq V_b \leq 4.0~V,$		2/fмск + 240	ns
SOp output ^{Note 4}		$C_b = 30 \text{ pF}, R_b = 1.4$	4 kΩ			
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}_{\text{D}}$ $C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ c}_{\text{b}}$, 2.3 V ≤ V♭ ≤ 2.7 V, 7 kΩ		2/fмск + 428	ns
		$2.4 \text{ V} \le \text{V}_{\text{DD}} < 3.3 \text{ V}_{\text{D}}$ $C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ cm}$, 1.6 V \leq Vb \leq 2.0 V, 5 k\Omega		2/fмск + 1146	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

