

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	32KB (16K x 16)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18c658-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.6.2 OSCILLATOR TRANSITIONS

The PIC18CXX8 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-7. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.

The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place.

If the main oscillator is configured for an external crystal (HS, XT, LP), the transition will take place after an oscillator start-up time (Tost) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes is shown in Figure 2-8.

FIGURE 2-7: TIMING DIAGRAM FOR TRANSITION FROM OSC1 TO TIMER1 OSCILLATOR




FIGURE 2-8: TIMING DIAGRAM FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS,XT,LP)




TABLE 4-2: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽²⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽²⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽²⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽²⁾	FBCh	CCPR2H	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽²⁾	FBBh	CCPR2L	F9Bh	
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ ⁽⁵⁾
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	TRISH ⁽⁵⁾
FF8h	TBLPTRU	FD8h	STATUS	FB8h	_	F98h	TRISG
FF7h	TBLPTRH	FD7h	TMR0H	FB7h		F97h	TRISF
FF6h	TBLPTRL	FD6h	TMR0L	FB6h		F96h	TRISE
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD
FF4h	PRODH	FD4h	_	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	1	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ ⁽⁵⁾
	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH ⁽⁵⁾
	INDF0 ⁽²⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	LATG
	POSTINCO ⁽²⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	LATF
FEDh	POSTDEC0 ⁽²⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE
FECh		FCCh	TMR2	FACh	TXSTA	F8Ch	LATD
FEBh	PLUSW0 ⁽²⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh		F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h		1	LATA
FE8h		FC8h	SSPADD	FA8h			PORTJ ⁽⁵⁾
FE7h	INDF1 ⁽²⁾	FC7h	SSPSTAT	FA7h		F87h	PORTH ⁽⁵⁾
FE6h		FC6h	SSPCON1	FA6h		F86h	PORTG
FE5h	POSTDEC1 ⁽²⁾	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF
FE4h		FC4h	ADRESH	FA4h	PIR3	F84h	PORTE
FE3h	PLUSW1 ⁽²⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.

- 2: This is not a physical register.
- 3: Contents of register is dependent on WIN2:WIN0 bits in CANCON register.
- **4:** CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register due to the Microchip Header file requirement.
- 5: Available on PIC18C858 only.

FIGURE 4-6: INDIRECT ADDRESSING




TABLE 8-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 0 input. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 1 input. Internal software programmable weak pull-up.
RB2/INT2	bit2	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 2 input. Internal software programmable weak pull-up.
RB3/INT3	bit3	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 3 input. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 8-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Da	ita Output Re	egister						xxxx xxxx	uuuu uuuu
TRISB	PORTB I	Data Direction	n Register						1111 1111	1111 1111
INTCON	GIE/ GIEH									0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	1111 1111
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	1100 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

FIGURE 8-13: RG1/CANTX1 PIN BLOCK DIAGRAM




FIGURE 8-14: RG2/CANRX PIN BLOCK DIAGRAM




FIGURE 8-15: RG4:RG3 PINS BLOCK DIAGRAM




TABLE 8-17: PORTJ FUNCTIONS

Name	Bit#	Buffer Type	Function
RJ0	bit0	ST/TTL	Input/output port pin.
RJ1	bit1	ST/TTL	Input/output port pin.
RJ2	bit2	ST/TTL	Input/output port pin.
RJ3	bit3	ST/TTL	Input/output port pin.
RJ4	bit4	ST/TTL	Input/output port pin.
RJ5	bit5	ST/TTL	Input/output port pin.
RJ6	bit6	ST/TTL	Input/output port pin.
RJ7	bit7	ST/TTL	Input/output port pin.

Legend: ST = Schmitt Trigger input, TTL = TTL input

TABLE 8-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
TRISJ	PORT	J Data	Direction		1111 1111	1111 1111				
PORTJ	Read	PORT	J pin/Wr	ite PORTJ D		xxxx xxxx	uuuu uuuu			
LATJ	Read	PORT	J Data L	xxxx xxxx	uuuu uuuu					

Legend: x = unknown, u = unchanged

NOTES:

15.4.4.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the I^2C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

A typical transmit sequence would go as follows:

- The user generates a START condition by setting the START Enable (SEN) bit (SSPCON2 register).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with the address to transmit
- Address is shifted out the SDA pin until all eight bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (SSPCON2 register).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF hit
- g) The user loads the SSPBUF with eight bits of data.
- b) Data is shifted out the SDA pin until all eight bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (SSPCON2 register).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- the user generates a STOP condition by setting the STOP Enable bit PEN (SSPCON2 register).
- I) Interrupt is generated once the STOP condition is complete.

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc =	40 MHz	SPBRG	33	MHz	SPBRG	25	MHz	SPBRG	20	MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0
LOW	9.77	-	255	8,06	-	255	6.10	-	255	4.88	-	255

BAUD	Fosc =	16 MHz	SPBRG	10 MHz SPBI		SPBRG	7.1590	9 MHz	SPBRG	5.068	8 MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131
9.6	9.62	+0.16	103	9.62	+0.16	64	9.52	-0.83	46	9.60	0	32
19.2	19.23	+0.16	51	18.94	-1.36	32	19.45	+1.32	22	18.64	-2.94	16
76.8	76.92	+0.16	12	78.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3
96	100	+4.17	9	89.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255

BAUD	_		SPBRG	3.579545 MHz SPBR		SPBRG	1 N	ИHz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	6
1.2	1.20	+0.16	207	1.20	+0.23	185	1.20	+0.16	51	1.02	-14.67	1
2.4	2.40	+0.16	103	2.41	+0.23	92	2.40	+0.16	25	2.05	-14.67	0
9.6	9.62	+0.16	25	9.73	+1.32	22	8.93	-6.99	6	NA	-	-
19.2	19.23	+0.16	12	18.64	-2.90	11	20.83	+8.51	2	NA	-	-
76.8	NA	-	-	74.57	-2.90	2	62.50	-18.62	0	NA	-	-
96	NA	-	-	111.86	+16.52	1	NA	-	-	NA	-	-
300	NA	-	-	223.72	-25.43	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	55.93	-	0	62.50	-	0	2.05	-	0
LOW	0.98	-	255	0.22	-	255	0.24	-	255	0.008	-	255

REGISTER 17-11: TXERRCNT – TRANSMIT ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0

bit 7-0 TEC7:TEC0: Transmit Error Counter bits

This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

REGISTER 17-18: RXBnDLC - RECEIVE BUFFER n DATA LENGTH CODE REGISTER

U-x	R/W-x						
_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0

bit 7

bit 7 **Unimplemented:** Read as '0'

bit 6 RXRTR: Receiver Remote Transmission Request bit

1 = Remote transfer request0 = No remote transfer request

bit 5 **RB1:** Reserved bit 1

Reserved by CAN Spec and read as '0'

bit 4 RB0: Reserved bit 0

Reserved by CAN Spec and read as '0'

bit 3-0 DLC3:DLC0: Data Length Code bits

1111 = Invalid

1110 = Invalid

1101 = Invalid

1100 = Invalid

1011 = Invalid

1010 = Invalid

1001 = Invalid

1000 = Data Length = 8 bytes

0111 = Data Length = 7 bytes

0110 = Data Length = 6 bytes

0101 = Data Length = 5 bytes 0100 = Data Length = 4 bytes

0011 = Data Length = 3 bytes

0010 = Data Length = 2 bytes

0001 = Data Length = 1 bytes

0000 = Data Length = 0 bytes

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 17-19: RXBnDm - RECEIVE BUFFER n DATA FIELD BYTE m REGISTER

 R/W-x
 <th

bit 7-0 **RXBnDm7:RXBnDm0:** Receive Buffer n Data Field Byte m bits (where 0≤n<1 and 0<m<7) Each Receive Buffer has an array of registers. For example, Receive buffer 0 has 8 registers: RXB0D0 to RXB0D7.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 17-24: RXFnEIDL – RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER LOW BYTE REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |

bit 7

bit 7-0 **EID7:EID0:** Extended Identifier Filter bits

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 17-25: RXMnSIDH – RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK HIGH BYTE REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |

bit 7

bit 7-0 SID10:SID3: Standard Identifier Mask bits, or Extended Identifier Mask bits EID28:EID21

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 17-26: RXMnSIDL – RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK LOW BYTE REGISTER

_	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x
ſ	SID2	SID1	SID0	_	_	_	EID17	EID16

bit 7 bit 0

bit 7-5 SID2:SID0: Standard Identifier Mask bits, or Extended Identifier Mask bits EID20:EID18

bit 4-2 **Unimplemented:** Read as '0'

bit 1-0 **EID17:EID16:** Extended Identifier Mask bits

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

17.12 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

17.12.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC Field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

17.12.2 ACKNOWLEDGE ERROR

In the acknowledge field of a message, the transmitter checks if the acknowledge slot (which has sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An acknowledge error has occurred; an error frame is generated and the message will have to be repeated.

17.12.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including end of frame, interframe space, acknowledge delimiter, or CRC delimiter, then a form error has occurred and an error frame is generated. The message is repeated.

17.12.4 BIT ERROR

A Bit Error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the acknowledge slot, no bit error is generated because normal arbitration is occurring.

17.12.5 STUFF BIT ERROR

If, between the start of frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A Stuff Bit Error occurs and an error frame is generated. The message is repeated.

17.12.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states "error-active", "error-passive" or "bus-off" according to the value of the internal error counters. The error-active state is the usual state, where the bus node can transmit messages and active error frames (made of dominant bits), without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received nor transmitted.

17.12.7 ERROR MODES AND ERROR COUNTERS

The PIC18CXX8 contains two error counters: the Receive Error Counter (RXERRCNT), and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

The PIC18CXX8 is error-active if both error counters are below the error-passive limit of 128. It is error-passive if at least one of the error counters equals or exceeds 128. It goes to bus-off if the transmit error counter equals or exceeds the bus-off limit of 256. The device remains in this state, until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 17-9). Note that the CAN module, after going bus-off, will recover back to error-active, without any intervention by the MCU, if the bus remains idle for 128 X 11 bit times. If this is not desired, the error interrupt service routine should address this. The current error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an error state warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

18.4 A/D Conversions

Figure 18-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

18.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion)

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

FIGURE 18-3: A/D CONVERSION TAD CYCLES




TABLE 23-2: PIC18CXX8 INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word			Word	Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERAT	TIONS							
вС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
		·						PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

- Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
 - 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
 - 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
 - 4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
 - 5: If the table write starts the write cycle to internal memory, the write will continue until terminated.
 - 6: Microchip Assembler MASM automatically defaults destination bit 'd' to '1', while access bit 'a' defaults to '1' or '0' according to address of register being used.

BTG Bit Toggle f Syntax: [label] BTG f, b [,a] Operands: $0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$ Operation: $(\overline{f < b >}) \rightarrow f < b >$ Status Affected: None Encoding: 0111 ffff ffff bbba Description: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: BTG PORTC, 4

Before Instruction:

PORTC = 0111 0101 [0x75]

After Instruction:

PORTC = 0110 0101 [0x65]

BOV	Branch if Overflow
Syntax:	[label] BOV n

Operands: $-128 \le n \le 127$

Operation: if overflow bit is '1' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0100 nnnn nnnn

Description: If the Overflow bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then

a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	'n'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE BOV Jump

Before Instruction

PC = address (HERE)

After Instruction

If Overflow = 1;

PC = address (Jump)

If Overflow = 0;

PC = address (HERE+2)

MOVLW	Move literal to WREG				
Syntax:	[label]	MOVLW	/ k		
Operands:	$0 \le k \le 2$	55			
Operation:	$k \to WREG$				
Status Affected:	None				
Encoding:	0000	1110	kkkk	kkkk	
Description:	The eight	t bit litera	l 'k' is loa	ded into	
Words:	1				
Cycles:	1				
Q Cycle Activity:					

Q1 Q2 Q3 Q4 Decode Read Process Write to W literal 'k' Data

Example: MOVLW 0x5A

After Instruction

WREG 0x5A

MO	/WF	Move WREG to f				
Synt	ax:	[label]	MOVWF	f [,a]		
Ope	rands:	$0 \le f \le 258$ $a \in [0,1]$	5			
Ope	ration:	(WREG) -	\rightarrow f			
State	us Affected:	None				
Enco	oding:	0110	111a	ffff	ffff	
Desi	cription:	Move data 'f'. Locatio the 256 by Access Book riding the Bank will BSR value	in 'f' can yte Bank ank will b BSR vali be select	be anyw . If 'a' is be selectue. If 'a'	where in 5 0, the ced, over-is 1, the	
Wor	ds:	1				
Cycl	es:	1				
Q C	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data		Write gister 'f'	

Example: MOVWF REG

Before Instruction

WREG = 0x4F REG 0xFF

After Instruction

WREG = 0x4F REG 0x4F

NEGF	Negate f				
Syntax:	[label] NEGF f [,a]				
Operands:	$0 \le f \le 255$ $a \in [0,1]$				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N,OV, C, DC, Z				
Encoding:	0110 110a ffff ffff				
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.				
Words:	1				
Cycles:	1				
00 1 4 11 11					

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Ī	Decode Read		Process	Write
		register 'f'	Data	register 'f'

Example: NEGF REG

Before Instruction

REG = 0011 1010 [0x3A]

N = ? OV = ? C = ? DC = ? Z = ?

After Instruction

REG = $1100 \ 0110 \ [0xC6]$

NOP	No Oper	ation			
Syntax:	[label]	NOP			
Operands:	None				
Operation:	No operation				
Status Affected:	None				
Encoding:	0000	0000	0000	0000	
	1111	XXXX	XXXX	XXXX	
Description:	No operation.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	3	Q4	

No

operation

No

operation

No

operation

Example:

None.

Decode

FIGURE 25-17: I²C BUS DATA TIMING




TABLE 25-16: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	4.0	_	μs	PIC18CXX8 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	PIC18CXX8 must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
101 TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC18CXX8 must operate at a minimum of 1,5 MHz	
			400 kHz mode	1.3		μ\$	PIC18CXX8 must operate at a minimum of 10 MHz
			SSP module	1.5TcY	_ \	ns	
102	TR	SDA and SCL rise	100 kHz mode	_ <	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode	`/ <i> </i> -/ / '	300	ns	
	time	time	400 kHz mode	80 + 0.10b	300	ns	Cb is specified to be from 10 to 400 pF
90	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6		μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	(Note 2)
	\ \		400 kHz mode	100	_	ns	
92	Tsu:sto \	STOP condition	100 kHz mode	4.7	_	μs	
	`	setup time	400 kHz mode	0.6	_	μs	
109	ТАА	Output valid from clock	100 kHz mode	_	3500	ns	(Note 1)
			400 kHz mode	_	_	ns	
110	TBUF	F Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
D102	Cb	Bus capacitive loading			400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast mode I²C bus device can be used in a standard mode I²C bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

Before the SCL line is released, TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification).

D	Bus Collision timing	
Data Memory48	Clock Arbitration	
General Purpose Registers48	Clock Arbitration Timing (Master Transmit)	
Special Function Registers48	General Call Address Support	15
DAW280	Master Mode 7-bit Reception timing	
DC Characteristics313, 314, 315, 316, 317	Master Mode Operation	
DECF	Master Mode Start Condition	
DECFSNZ	Master Mode Transmission	
DECFSZ	Master Mode Transmit Sequence	
Device Differences	Multi-Master Mode	
Device Functionality	Repeat START Condition timing	
Direct Addressing62	STOP Condition Receive or Transmit timing	
	STOP Condition timing	
E	Waveforms for 7-bit Reception	
Electrical Characteristics311	Waveforms for 7-bit Transmission	
Errata7	ID Locations	,
Error Detection223	INCF	
Error Interrupt226	INCFSNZ	
Error Modes224	INCFSZ	
Error Modes and Error Counters223	In-Circuit Serial Programming (ICSP)25	
Error States	Indirect Addressing	
_	FSR Register	
F	Information Processing Time	
Filter/Mask Truth Table216	Initiating Message Transmission	
Firmware Instructions261	Instruction Cycle	
Form Error223	Instruction Flow/Pipelining	4
	Instruction Format	26
G	Instruction Set	26
General Call Address Sequence150	ADDLW	26
General Call Address Support150	ADDWF	26
GOTO282	ADDWFC	26
u	ANDLW	26
н	ANDWF	
Hard Synchronization220	BCF	
	BSF	76, 29
	BTFSC	
	BTFSS	27
I ² C (SSP Module)147	BTFSSBTG	27 27
I ² C (<u>SSP Module</u>)	BTFSCBTFSSBTGBTG	27 27 27
I ² C (<u>SSP Module</u>) 147 ACK Pulse 147, 148, 149 Addressing 148	BTFSC BTFSS BTG CALL CLRF 2	27 27 27 77, 29
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147	BTFSC BTFSS BTG CALL CLRF CLRWDT	27 27 27 77, 29 27
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149	BTFSC BTFSS BTG CALL CLRF CLRF COMF	27 27 27 77, 29 27
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ	27 27 27 77, 29 27 27
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT	274 275 277 277 277 278
I²C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT CPFSLT	27 27 27 77, 29 27 27 27 27
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334	BTFSC BTFSS BTG CALL CLRF	27 27. 77, 29 27 27 27 27 27 27 27.
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333	BTFSC BTFSS BTG CALL CLRF	27 27. 77, 29 27 27 27 27 27 27 27 28 28.
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149	BTFSC BTFSS BTG CALL CLRF	27 27. 77, 29 27 27 27 27 27 28 28 28.
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156	BTFSC BTFSS BTG CALL CLRF	27 27. 77, 29 27 27 27 27 27 28 28 28 28.
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155	BTFSC BTFSS BTG CALL CLRF	27: 27: 77, 29: 27: 27: 27: 27: 28: 28: 28: 28: 28: 28:
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module	BTFSC BTFSS BTG CALL CLRF	27: 27: 77, 29: 27: 27: 27: 27: 28: 28: 28: 28: 28: 28: 28: 28:
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module Acknowledge Sequence timing 159	BTFSC BTFSS BTG CALL CLRF	27 27. 77, 29 27 27 27 27 27 27 28 28 28 28 28 28 28.
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module Acknowledge Sequence timing 159 Baud Rate Generator 153	BTFSC BTFSS BTG CALL CLRF	27 27. 77, 29 27 27 27 27 27 27 28 28 28 28 28 28 28 28 28 28.
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153	BTFSC BTFSS BTG CALL CLRF	27' 27' 27' 27' 27' 27' 27' 28' 28' 28' 28' 28' 28' 28' 28' 28' 28' 28' 28' 28' 28' 28'
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 153	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 155 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 155 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 155 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case1) 165	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case1) 165 Restart Condition Timing (Case2) 165	BTFSC BTFSS BTG CALL CLRF	27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 155 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case1) 165 Restart Condition Timing (Case2) 165 START Condition 163	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT CPFSLT DAW DECF DECFSNZ DECFSZ GOTO INCF INCFSNZ INCFSZ IORLW IORWF MOVFP MOVLB MOVLR MOVWF MULLW MULWF BTGS BTFSS BTG CPFSS ACAL ACAL ACAL ACAL ACAL ACAL ACAL A	27 27 27 27 27 27 27 27 27 27 28
I ² C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I ² C Master Mode Reception 156 I ² C Master Mode Restart Condition 155 I ² C Module 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case1) 165 Restart Condition Timing (Case2) 165 START Condition Timing 163, 164	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT CPFSLT DAW DECF DECFSNZ DECFSZ GOTO INCF INCFSNZ INCFSZ IORLW IORWF MOVFP MOVLB MOVLR MOVWF MULLW MULWF NEGW BTFS CALL CLRWDT ACALL A	27 27 27 27 27 27 27 27 28.
I²C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I²C Master Mode Reception 156 I²C Module 156 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case2) 165 START Condition Timing 163 Start Condition Timing 163, 164 STOP Condition 166	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT CPFSLT DAW DECF DECFSNZ DECFSZ GOTO INCF INCFSNZ INCFSZ IORLW IORWF MOVLP MOVLB MOVLR MOVWF MULLW MULWF NEGW NOP	27 27 27 27 27 27 27 27 28.
I²C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I²C Master Mode Reception 156 I²C Module 156 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case1) 165 START Condition Timing 163 Start Condition Timing (Case1) 166 STOP Condition Timing (Case1) 166	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT CPFSLT DAW DECF DECFSNZ DECFSZ GOTO INCF INCFSNZ INCFSZ IORLW IORWF MOVLP MOVLB MOVLR MOVLR MOVWF MULLW MULWF NEGW NOP RETFIE 22 CALL 22 CALRWDT AD	27 27 27 27 27 27 27 27 28.
I²C (SSP Module) 147 ACK Pulse 147, 148, 149 Addressing 148 Block Diagram 147 Read/Write Bit Information (R/W Bit) 148, 149 Reception 149 Serial Clock (RC3/SCK/SCL) 149 Slave Mode 147 Timing Diagram, Data 334 Timing Diagram, Start/Stop Bits 333 Transmission 149 I²C Master Mode Reception 156 I²C Module 156 Acknowledge Sequence timing 159 Baud Rate Generator 153 BRG Block Diagram 153 BRG Reset due to SDA Collision 164 BRG Timing 153 Bus Collision 164 Acknowledge 162 Restart Condition 165 Restart Condition Timing (Case2) 165 START Condition Timing 163 Start Condition Timing 163, 164 STOP Condition 166	BTFSC BTFSS BTG CALL CLRF CLRWDT COMF CPFSEQ CPFSGT CPFSLT DAW DECF DECFSNZ DECFSZ GOTO INCF INCFSNZ INCFSZ IORLW IORWF MOVLP MOVLB MOVLR MOVWF MULLW MULWF NEGW NOP	27 27 27 27 27 27 27 27 28.