



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18c658t-e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 TABLE READS/TABLE WRITES

All PICmicro® devices have two memory spaces: the program memory space and the data memory space. Table Reads and Table Writes have been provided to move data between these two memory spaces through an 8-bit register (TABLAT).

The operations that allow the processor to move data between the data and program memory spaces are:

- Table Read (TBLRD)
- Table Write (TBLWT)

Table Read operations retrieve data from program memory and place it into the data memory space. Figure 5-1 shows the operation of a Table Read with program and data memory.

Table Write operations store data from the data memory space into program memory. Figure 5-2 shows the operation of a Table Write with program and data memory.

Table operations work with byte entities. A table block containing data is not required to be word aligned, so a table block can start and end at any byte address. If a table write is being used to write an executable program to program memory, program instructions will need to be word aligned.

FIGURE 5-1: TABLE READ OPERATION





FIGURE 5-2: TABLE WRITE OPERATION



5.2.3 LONG WRITE INTERRUPTS

The long write must be terminated by a RESET or any interrupt.

The interrupt source must have its interrupt enable bit set. When the source sets its interrupt flag, programming will terminate. This will occur regardless of the settings of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit.

Depending on the states of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit, program execution can either be vectored to the high or low priority Interrupt Service Routine (ISR), or continue execution from where programming commenced.

In either case, the interrupt flag will not be cleared when programming is terminated and will need to be cleared by the software.

5.3 <u>Unexpected Termination of Write</u> <u>Operations</u>

If a write is terminated by an unplanned event such as loss of power, an unexpected RESET, or an interrupt that was not disabled, the memory location just programmed should be verified and reprogrammed if needed.

TABLE 5-2: SLEEP MODE, INTERRUPT ENABLE BITS AND INTERRUPT RESULTS

GIE/ GIEH	PIE/ GIEL	Priority	Interrupt Enable	Interrupt Flag	Action
Х	Х	Х	0 (default)	Х	Long write continues even if interrupt flag becomes set during SLEEP.
Х	Х	Х	1	0	Long write continues, will wake when the interrupt flag is set.
0 (default)	0 (default)	Х	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	1 high priority (default)	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
1	0 (default)	0 low	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	0 low	1	1	Terminates long write, branches to low priority interrupt vector. Interrupt flag can be cleared by ISR.
1	0 (default)	1 high priority (default)	1	1	Terminates long write, branches to high priority interrupt vector. Interrupt flag can be cleared by ISR.

REGISTER 7-6: PIE REGISTERS (CONT'D)

PIE2 bit 7 Unimplemented: Read as '0' **CMIE:** Comparator Interrupt Enable bit bit 6 1 = Enables the comparator interrupt 0 = Disables the comparator interrupt Unimplemented: Read as '0' bit 5-4 bit 3 **BCLIE**: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled LVDIE: Low-voltage Detect Interrupt Enable bit bit 2 1 = Enabled 0 = Disabled bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt bit 0 CCP2IE: CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt PIE3 bit 7 IVRE: Invalid CAN Message Received Interrupt Enable bit 1 = Enables the Invalid CAN Message Received Interrupt 0 = Disables the Invalid CAN Message Received Interrupt bit 6 WAKIE: Bus Activity Wake-up Interrupt Enable bit 1 = Enables the Bus Activity Wake-Up Interrupt 0 = Disables the Bus Activity Wake-Up Interrupt ERRIE: CAN Bus Error Interrupt Enable bit bit 5 1 = Enables the CAN Bus Error Interrupt 0 = Disables the CAN Bus Error Interrupt TXB2IE: Transmit Buffer 2 Interrupt Enable bit bit 4 1 = Enables the Transmit Buffer 2 Interrupt 0 = Disables the Transmit Buffer 2 Interrupt **TXB1IE:** Transmit Buffer 1 Interrupt Enable bit bit 3 1 = Enables the Transmit Buffer 1 Interrupt 0 = Disables the Transmit Buffer 1 Interrupt TXB0IE: Transmit Buffer 0 Interrupt Enable bit bit 2 1 = Enables the Transmit Buffer 0 Interrupt 0 = Disables the Transmit Buffer 0 Interrupt bit 1 **RXB1IE:** Receive Buffer 1 Interrupt Enable bit 1 = Enables the Receive Buffer 1 Interrupt 0 = Disables the Receive Buffer 1 Interrupt bit 0 **RXB0IE:** Receive Buffer 0 Interrupt Enable bit 1 = Enables the Receive Buffer 0 Interrupt 0 = Disables the Receive Buffer 0 Interrupt

Legend:

 $R = Readable \ bit \qquad \qquad W = Writable \ bit \qquad \qquad U = Unimplemented \ bit, \ read \ as \ '0'$

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

8.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (=1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISD bit (=0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port), by setting control bit PSPMODE (PSPCON register). In this mode, the input buffers are TTL. See Section 9.0 for additional information on the Parallel Slave Port (PSP).

EXAMPLE 8-4: INITIALIZING PORTD

	-	
CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD3:RD0 as inputs
		; RD5:RD4 as outputs
		; RD7:RD6 as inputs

FIGURE 8-7: PORTD BLOCK DIAGRAM IN I/O PORT MODE




FIGURE 16-5: ASYNCHRONOUS RECEPTION




TABLE 16-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	x00- 0000	0000 -00x
RCREG	USART Receive Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	ADDEN	BRGH	TRMT	TX9D	0000 0010	0000 0010
SPBRG	G Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

16.4 <u>USART Synchronous Slave Mode</u>

Synchronous Slave mode differs from the Master mode, in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA register).

16.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will be set.
- If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.


16.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.



MESSAGE ACCEPTANCE MASK AND FILTER OPERATION **FIGURE 17-5:**

17.8 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync Seg). The circuit will then adjust the values of phase segment 1 and phase segment 2, as necessary. There are two mechanisms used for synchronization.

17.8.1 HARD SYNCHRONIZATION

Hard Synchronization is only done when there is a recessive to dominant edge during a BUS IDLE condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync Seg. Hard synchronization forces the edge, which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

17.8.2 RESYNCHRONIZATION

As a result of Resynchronization, phase segment 1 may be lengthened, or phase segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to phase segment 1 (see Figure 17-7), or subtracted from phase segment 2 (see Figure 17-8). The SJW is programmable between 1 TQ and 4 TQ.

Clocking information will only be derived from recessive to dominant transitions. The property that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame.

The phase error of an edge is given by the position of the edge relative to Sync Seg, measured in Tq. The phase error is defined in magnitude of Tq as follows:

- e = 0 if the edge lies within SYNCESEG.
- e > 0 if the edge lies before the SAMPLE POINT.
- e < 0 if the edge lies after the SAMPLE POINT of the previous bit.

If the magnitude of the phase error is less than, or equal to, the programmed value of the synchronization jump width, the effect of a resynchronization is the same as that of a hard synchronization.

If the magnitude of the phase error is larger than the synchronization jump width, and if the phase error is positive, then phase segment 1 is lengthened by an amount equal to the synchronization jump width.

If the magnitude of the phase error is larger than the resynchronization jump width, and if the phase error is negative, then phase segment 2 is shortened by an amount equal to the synchronization jump width.

17.8.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges, fulfilling rules 1 and 2, will be used for resynchronization with the exception that a node transmitting a dominant bit will not perform a resynchronization, as a result of a recessive to dominant edge with a positive phase error.

21.1 **Control Register**

The Low Voltage Detect Control register (Register 21-1) controls the operation of the Low Voltage Detect circuitry.

REGISTER 21-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
_	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range
- Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low Voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the LVDIN pin)
 - 1110 = 4.5V min 4.77V max.
 - 1101 = 4.2V min 4.45V max.
 - 1100 = 4.0V min 4.24V max.; Reserved on PIC18CXX8
 - 1011 = 3.8V min 4.03V max.; Reserved on PIC18CXX8
 - 1010 = 3.6V min 3.82V max.; Reserved on PIC18CXX8
 - 1001 = 3.5V min 3.71V max.; Reserved on PIC18CXX8
 - 1000 = 3.3V min 3.50V max.; Reserved on PIC18CXX8
 - 0111 = 3.0V min 3.18V max.; Reserved on PIC18CXX8
 - 0110 = 2.8V min 2.97V max.; Reserved on PIC18CXX8 0101 = 2.7V min - 2.86V max.; Reserved on PIC18CXX8
 - 0100 = 2.5V min 2.65V max.: Reserved on PIC18CXX8
 - 0011 = Reserved on PIC18CXX8 and PIC18LCXX8
 - 0010 = Reserved on PIC18CXX8 and PIC18LCXX8
 - 0001 = Reserved on PIC18CXX8 and PIC18LCXX8
 - 0000 = Reserved on PIC18CXX8 and PIC18LCXX8

Note: LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

21.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease current consumption, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.


Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to setup the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD Trip Point.
- Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 21-3 shows typical waveforms that the LVD module may be used to detect.

FIGURE 21-3: LOW VOLTAGE DETECT WAVEFORMS



22.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection:

- OSC Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- · In-circuit Serial Programming

PIC18CXX8 devices have a Watchdog Timer, which is permanently enabled via the configuration bits or it can be software-controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

22.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFFh), which can only be accessed using table reads and table writes.

TABLE 22-1: CONFIGURATION BITS AND DEVICE ID'S

File	name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	CP	CP	CP	CP	CP	CP	CP	CP	1111 1111
300001h	CONFIG1H	r	r	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300006h	CONFIG4L	_	_	_	_	_	_	r	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	1111 1111
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	1111 1111

Legend: x = unknown, u = unchanged, -= unimplemented, q = value depends on condition, r = reserved. Grayed cells are unimplemented, read as '0'.

PIC18CXX8

ADDWFC	ADD WREG and Carry bit to f						
Syntax:	[label] AD	DDWFC	f [,d [,a	a]]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	$(WREG) + (f) + (C) \to dest$						
Status Affected:	N,OV, C, E	C, Z					
Encoding:	0010	00da	ffff	ffff			
Description:	Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the Bank will be selected as per the BSR value.						
Words:	1						
Cycles:	1						

Cycles:	
O Cycle	Activity:

	Q1	Q2	Q3	Q4
ĺ	Decode	Read	Process	Write to
١		register 'f'	Data	destination

Example: ADDWFC REG, W

Before Instruction

C = 1 REG = 0x02 WREG = 0x4D N = ? OV = ? DC = ?

After Instruction

C = 0 REG = 0x02 WREG = 0x50 N = 0 OV = 0 DC = 0 Z = 0

ANDLW	AND liter	al with	WREG	
Syntax:	[label] A	ANDLW	k	
Operands:	$0 \le k \le 25$	55		
Operation:	(WREG) .	.AND. k	\rightarrow WRE	G
Status Affected:	N,Z			
Encoding:	0000	1011	kkkk	kkkk
Description:	The conte with the 8 placed in	3-bit litera		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4
Decode	Read literal	Proce		rite to W

Example:	ANDLW		0x5F
Before Instru	uctio	n	
WREG	=	0xA3	
N	=	?	
Z	=	?	
After Instruc	tion		
WREG	=	0x03	
N	=	0	
Z	=	0	

PIC18CXX8

SWAPF Swap nibbles in f

Syntax: [label] SWAPF f [,d [,a]]

Operands: $0 \le f \le 255$

 $d \in [0,1]$ $a \in [0,1]$

Operation: $(f<3:0>) \rightarrow dest<7:4>$,

 $(f<7:4>) \rightarrow dest<3:0>$

Status Affected: None

Encoding: 0011 10da ffff ffff

Description: The upper and lower nibbles of reg-

ister 'f' are exchanged. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR

value.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: SWAPF REG

Before Instruction

REG = 0x53

After Instruction

REG = 0x35

FIGURE 25-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)





TABLE 25-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	Characteristic			Min	Max	Units	Conditions
50	TccL	CCPx input low	No Presca	ler 🔨	0 5 Tey + 20	_	ns	
		time	With	PIC18CXX8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	_	ns	
			Prescaler	PIC18LCXX8	20	_	ns	
51	TccH	CCPx input	No Presça	164////	0.5Tcy + 20	_	ns	
		high time	With \\	P1018CXX8	10	_	ns	
			Prescaler	PIC18 LC XX8	20	_	ns	
52	TccP	CCPx input perio	pd /		3Tcy + 40	_	ns	N = prescale
				1	N			value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18CXX8	_	25	ns	
				PIC18 LC XX8	_	45	ns	
54	TccF	CCPx output fall	time	PIC18CXX8	_	25	ns	
				PIC18 LC XX8	_	45	ns	


27.0 PACKAGING INFORMATION

27.1 Package Marking Information


64-Lead TQFP




68-Lead PLCC




Example




Example



80-Lead TQFP



Example



Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

Note:

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code and traceability code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN NOM		MAX	
Number of Pins	n		64			64		
Pitch	р		.020			0.50		
Pins per Side	n1		16			16		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039			1.00		
Foot Angle	ф	0	3.5	7	0	3.5	7	
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25	
Overall Length	D	.463	.472	.482	11.75	12.00	12.25	
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10	
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10	
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23	
Lead Width	В	.007	.009	.011	0.17	0.22	0.27	
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

Notes:
Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-085

^{*} Controlling Parameter § Significant Characteristic

RETURN	293	MPLAB Integrated Development	
RLCF	293	Environment Software	305
RLNCF	294	MULLW	288
RRCF	294	Multi-Master Mode	162
RRNCF	295	Multiply Examples	
SLEEP		16 x 16 Routine	72
SUBLW		16 x 16 Signed Routine	
SUBWF		8 x 8 Routine	
SUBWFB	•	8 x 8 Signed Routine	
SWAPF		MULWF	
		WIOLVVF	200
TABLED		N	
TABLWT		NEOW	000
TSTFSZ		NEGW	
XORLW		NOP	
XORWF		Normal Mode	210
Summary Table	264	0	
NT Interrupt (RB0/INT). See Interrupt Sources		_	
NTCON Register		OPTION_REG Register	
RBIF Bit	91	PS2:PS0 Bits	115
nter-Integrated Circuit. See I ² C		PSA Bit	115
nterrupt Acknowledge	226	T0CS Bit	115
nterrupt Sources		T0SE Bit	115
A/D Conversion Complete	,	OSCCON	
Capture Complete (CCP)		OSCCON Register	
		Oscillator Configuration	
Compare Complete (CCP)		HS	
Interrupt-on-Change (RB7:RB4)		HS + PLL	
RB0/INT Pin, External			
SSP Receive/Transmit Complete		LP	
TMR0 Overflow		RC	,
TMR1 Overflow	117, 119	RCIO	
TMR2 to PR2 Match	122	XT	
TMR2 to PR2 Match (PWM)	121, 132	Oscillator Tolerance	
TMR3 Overflow	123, 125	Oscillator, Timer11	
USART Receive/Transmit Complete	167	Oscillator, Timer3	125
nterrupts		Oscillator, WDT	255
nterrupts, Enable Bits		Overview	183
CCP1 Enable (CCP1IE Bit)	129	-	
nterrupts, Flag Bits		P	
A/D Converter Flag (ADIF Bit)	230	Packaging	343
		Parallel Slave Port (PSP)	
CCP1 Flag (CCP1IF Bit)		Block Diagram	
Interrupt on Change (RB7:RB4) Flag (RBIF I	,	RE0/RD	
ORLW		RE1/WR	
ORWF	284	RE2/CS	
K			
· -		Read Waveforms	
KEELOQ Evaluation and Programming Tools	308	Select (PSPMODE Bit)	
1		Timing Diagram	
L		Write Waveforms	111
engthening a Bit Period	221	Phase Buffer Segments	219
_isten Only Mode	210	PICDEM 1 Low Cost PICmicro Demo Board	307
_oopback Mode	211	PICDEM 2 Low Cost PIC16CXX Demo Board	307
<u>'</u>		PICDEM 3 Low Cost PIC16CXXX Demo Board .	308
М		PICSTART Plus Entry Level Development System	
Memory Organization		Pin Functions	
Data Memory	48	AVDD	20
Program Memory		Avss	
Message Acceptance Filter		MCLR/VPP	
Message Acceptance Filters and Masks		OSC1/CLKI	
Message Reception		OSC2/CLKO	
Message Reception Flowchart		RA0/AN0	
MOVFP		RA1/AN1	
MOVLB	285	RA2/AN2/VREF	13
MOVLR	285, 286	RA3/AN3/VREF+	13
MOVLW	287	RA4/T0CKI	
MOVWF	287	RA5/AN4/SS/LVDIN	13
		RA6	
		RB0/INT0	

PIC18CXX8

RB1/INT114	RK0	20
		_
RB2/INT2	RK1	-
RB3/INT314	RK2	20
RB414	RK3	20
RB514	VDD	20
RB614	Vss	20
RB7	Pointer, FSR	
	•	01
RC0/T1OSO/T1CKI15	POR. See Power-on Reset	
RC1/T1OSI15	PORTA	
RC2/CCP115	Initialization	89
RC3/SCK/SCL15	PORTA Register	89
	RA3:RA0 and RA5 Port Pins	
RC4/SDI/SDA		
RC5/SDO15	RA4/T0CKI Pin	
RC6/TX/CK15	TRISA Register	89
RC7/RX/DT15	PORTB	
RD0/AD016	Initialization	91
RD0/PSP0	PORTB Register	_
RD1/AD116	RB0/INT Pin, External	
RD1/PSP116	RB3:RB0 Port Pins	
RD2/AD216	RB7:RB4 Interrupt on Change Flag (RBIF Bit)	91
RD2/PSP216	RB7:RB4 Port Pins	
RD3/AD3	TRISB Register	
		9 1
RD3/PSP3	PORTC	
RD4/AD416	Block Diagram	93
RD4/PSP416	Initialization	93
RD5/AD516	PORTC Register	93
RD5/PSP5	RC3/SCK/SCL Pin	
RD6/AD616	RC7/RX/DT Pin	
RD6/PSP616	TRISC Register93	3, 167
RD7/AD716	PORTD	109
RD7/PSP716	Block Diagram	95
RE0/ALE	Initialization	
RE0/RD		
	Parallel Slave Port (PSP) Function	
RE1/ <u>OE</u> 17	PORTD Register	
RE1/WR17	TRISD Register	95
RE2/CS17	PORTE	
RE2/WRL17	Block Diagram	97
RE3/WRH	Initialization	
RE417	PORTE Register	
RE517	PSP Mode Select (PSPMODE Bit)	5, 109
RE617	RE0/RD	109
RE7/CCP217	RE1/WR	109
RF0/AN5	RE2/CS	
RF1/AN618	TRISE Register	97
RF2/AN718	PORTF	
RF3/AN818	Block Diagram	99
RF4/AN918	Block Diagram of RF7 Pin	
RF5/AN1018	C1OUT, C2OUT	
RF6/AN11	•	
	Initialization	
RF718	PORTF Register	
RG0/CANTX119	RF6/RF3 and RF0 Pins Block Diagram	100
RG1/CANTX219	TRISF	99
RG2/CANRX19	PORTG	
RG3	Initialization	101
RG419	PORTG	
RH0/A1619	RG0/CANTX0 Pin Block Diagram	101
RH1/A1719	RG1/CANTX1 Pin Block Diagram	102
RH2/A1819	RG2 Pin Block Diagram	
RH3/A19	RG4/RG3 Pins Block Diagram	
	S S S S S S S S S S S S S S S S S S S	
RH4/AN1219	TRISG	101
RH5/AN1319	PORTH	
RH6/AN1419	Initialization	104
RH7/AN1519	PORTH	104
RJ0/AD8	RH3/RH0 Pins Block Diagram	
	_	
RJ1/AD920	RH7/RH4 Pins Block Diagram	
RJ2/AD1020	TRISH	104
RJ3/AD1120		

W

Wake-up from SLEEP	251, 257
Timing Diagram	258
Watchdog Timer (WDT)	251, 255
Block Diagram	256
Postscaler. See Postscaler, WDT	
Programming Considerations	255
RC Oscillator	
Time-out Period	255
Timing Diagram	325
Waveform for General Call Address Sequence	150
WCOL154	4, 156, 159
WCOL Status Flag	154
WWW, On-Line Support	
X	
XORLW	303
XORWF	304

NOTES: