



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	32KB (16K x 16)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18c858-i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the following three devices:

- 1. PIC18C658
- 2. PIC18C858

The PIC18C658 is available in 64-pin TQFP and 68-pin PLCC packages. The PIC18C858 is available in 80-pin TQFP and 84-pin PLCC packages.

An overview of features is shown in Table 1-1.

TABLE 1-1:DEVICE FEATURES

The following two figures are device block diagrams sorted by pin count; 64/68-pin for Figure 1-1 and 80/84-pin for Figure 1-2. The 64/68-pin and 80/84-pin pinouts are listed in Table 1-2.

	Features		PIC18C658	PIC18C858	
Operating Frequency			DC - 40 MHz	DC - 40 MHz	
		Bytes	32 K	32 K	
Program Memory	Internal	# of Single word Instructions	16384	16384	
Data Memory (Byte	es)		1536	1536	
Interrupt sources			21	21	
I/O Ports			Ports A – G	Ports A – H, J, K	
Timers			4	4	
Capture/Compare/I	PWM module	S	2	2	
Serial Communications			MSSP, CAN Addressable USART	MSSP, CAN Addressable USART	
Parallel Communic	ations		PSP	PSP	
10-bit Analog-to-Di	gital Module		12 input channels	16 input channels	
Analog Comparators			2	2	
RESETS (and Delays)			POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)	
Programmable Low	Voltage Det	ect	Yes	Yes	
Programmable Bro	wn-out Reset		Yes	Yes	
CAN Module			Yes	Yes	
In-Circuit Serial Pro	ogramming (IC	CSP™)	Yes	Yes	
Instruction Set			75 Instructions	75 Instructions	
Packages			64-pin TQFP 68-pin CERQUAD (Windowed) 68-pin PLCC	80-pin TQFP 84-pin CERQUAD (Windowed) 84-pin PLCC	

		Pin N	umber				
Pin Name	PIC1	8C658	PIC1	BC858	Pin Type	Buffer Type	
	TQFP	PLCC	TQFP	PLCC	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Description
							PORTA is a bi-directional I/O port
RA0/AN0	24	34	30	42			
RA0					I/O	TTL	Digital I/O
AN0					I	Analog	Analog input 0
RA1/AN1	23	33	29	41			
RA1					I/O	TTL	Digital I/O
AN1					I	Analog	Analog input 1
RA2/AN2/VREF-	22	32	28	40			
RA2					I/O	TTL	Digital I/O
AN2					I	Analog	Analog input 2
VREF-					I	Analog	A/D reference voltage (Low) input
RA3/AN3/VREF+	21	31	27	39		•	
RA3		-			I/O	TTL	Digital I/O
AN3					I	Analog	Analog input 3
Vref+					I	Analog	A/D reference voltage (High) input
RA4/T0CKI	28	39	34	47		0	
RA4	20	00	0.		I/O	ST/OD	Digital I/O – Open drain when
							configured as output
TOCKI					I	ST	Timer0 external clock input
RA5/AN4/SS/IVDIN	27	38	33	46			·
RA5		00	00	10	I/O	TTI	Digital I/O
AN4						Analog	Analog input 4
SS					1	ST	SPI slave select input
LVDIN					I	Analog	Low voltage detect input
RA6						5	See the OSC2/CLKO/RA6 pin
Legend: TTL = TTL c	ompatible	e input			CM	OS = CMC	S compatible input or output

TABLE 1-2:	PINOUT I/O DESCRIPTIONS	(CONTINUED)	1

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

Analog = Analog input

= Output 0

= Open Drain (no P diode to VDD) OD

TABLE 1-2:	PINOUT I/O DESCRIPTIONS	(CONTINUED)	1

	Pin Number						
Pin Name	PIC1	8C658	PIC1	8C858	Pin Type	Buffer Type	
	TQFP	PLCC	TQFP	PLCC	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Description
							PORTC is a bi-directional I/O port
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	30	41	36	49	I/O O I	ST — ST	Digital I/O Timer1 oscillator output Timer1/Timer3 external clock input
RC1/T1OSI RC1 T1OSI	29	40	35	48	I/O I	ST CMOS	Digital I/O Timer1 oscillator input
RC2/CCP1 RC2 CCP1	33	44	43	56	I/O I/O	ST ST	Digital I/O Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL RC3 SCK	34	45	44	57	I/O I/O	ST ST	Digital I/O Synchronous serial clock input/output for SPI mode
SCL RC4/SDI/SDA	35	46	45	58	I/O	ST	Synchronous serial clock input/output for I ² C mode
RC4 SDI SDA					I/O I I/O	ST ST ST	Digital I/O SPI data in I ² C data I/O
RC5/SDO RC5 SDO	36	47	46	59	I/O O	ST —	Digital I/O SPI data out
RC6/TX/CK RC6 TX CK	31	42	37	50	I/O O I/O	ST — ST	Digital I/O USART asynchronous transmit USART synchronous clock (See RX/DT)
RC7/RX/DT RC7 RX DT	32	43	38	51	1/0 1 1/0	ST ST ST	Digital I/O USART asynchronous receive USART synchronous data (See TX/CK)

ST = Schmitt Trigger input with CMOS levels

= Input L

Ρ = Power

Analog = Analog input

= Output 0

OD = Open Drain (no P diode to VDD)

2.6 **Oscillator Switching Feature**

The PIC18CXX8 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18CXX8 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a low power execution mode. Figure 2-6 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration register CONFIG1H to a '0'. Clock switching is disabled in an erased device. See Section 9 for further details of the Timer1 oscillator. See Section 22.0 for Configuration Register details.

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON register), controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator selected by the FOSC2:FOSC0 configuration bits. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET.

The Timer1 oscillator must be enabled to Note: switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.



FIGURE 2-6: **DEVICE CLOCK SOURCES**

REGISTER 2-1: OSCCON REGISTER



bit 7-1 Unimplemented: Read as '0'

> SCS: System Clock Switch bit when OSCSEN configuration bit = '0' and T1OSCEN bit is set:

1 = Switch to Timer1 Oscillator/Clock pin

0 = Use primary Oscillator/Clock input pin

when OSCSEN is clear or T1OSCEN is clear:

bit is forced clear

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 0

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
CANCON	658	858	xxxx xxx-	uuuu uuu-	uuuu uuu-
CANSTAT	658	858	xxx- xxx-	uuu- uuu-	uuu- uuu-
RXB0D7	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D6	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D5	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D4	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D3	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D2	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D1	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D0	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0DLC	658	858	0xxx xxxx	0uuu uuuu	uuuu uuuu
RXB0EIDL	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0EIDH	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0SIDL	658	858	xxxx x-xx	uuuu u-uu	uuuu u-uu
RXB0SIDH	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0CON	658	858	000- 0000	000- 0000	uuu- uuuu
RXB1D7	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D6	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D5	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D4	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D3	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
RXB1D2	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D1	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
RXB1D0	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1DLC	658	858	0xxx xxxx	0uuu uuuu	uuuu uuuu
RXB1EIDL	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
RXB1EIDH	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1SIDL	658	858	xxxx x0xx	uuuu u0uu	սսսս սսսս
RXB1SIDH	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1CON	658	858	0000 0000	0000 0000	սսսս սսսս
TXB0D7	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D6	658	858	XXXX XXXX	uuuu uuuu	นนนน นนนน
TXB0D5	658	858	xxxx xxxx	นนนน นนนน	นนนน นนนน
TXB0D4	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D3	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
TXB0D2	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
TXB0D1	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: The long write enable is only reset on a POR or $\overline{\text{MCLR}}$.

7: Available on PIC18C858 only.

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TXB0D0	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0DLC	658	858	0x00 xxxx	0u00 uuuu	uuuu uuuu
TXB0EIDL	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0EIDH	658	858	xxxx xxxx	սսսս սսսս	uuuu uuuu
TXB0SIDL	658	858	xxx0 x0xx	uuu0 u0uu	սսսս սսսս
TXB0SIDH	658	858	xxxx xxxx	սսսս սսսս	uuuu uuuu
TXB0CON	658	858	0000 0000	0000 0000	uuuu uuuu
TXB1D7	658	858	xxxx xxxx	սսսս սսսս	uuuu uuuu
TXB1D6	658	858	xxxx xxxx	սսսս սսսս	uuuu uuuu
TXB1D5	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB1D4	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D3	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB1D2	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB1D1	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D0	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB1DLC	658	858	0x00 xxxx	0u00 uuuu	սսսս սսսս
TXB1EIDL	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB1EIDH	658	858	xxxx xxxx	սսսս սսսս	uuuu uuuu
TXB1SIDL	658	858	xxx0 x0xx	uuu0 u0uu	սսսս սսսս
TXB1SIDH	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1CON	658	858	0000 0000	0000 0000	սսսս սսսս
TXB2D7	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2D6	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2D5	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2D4	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2D3	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2D2	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
TXB2D1	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2D0	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
TXB2DLC	658	858	0x00 xxxx	0u00 uuuu	սսսս սսսս
TXB2EIDL	658	858	xxxx xxxx	սսսս սսսս	սսսս սսսս
TXB2EIDH	658	858	xxxx xxxx	นนนน นนนน	นนนน นนนน
TXB2SIDL	658	858	xxx0 x0xx	uuu0 u0uu	սսսս սսսս
TXB2SIDH	658	858	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2CON	658	858	0000 0000	0000 0000	սսսս սսսս
RXM1EIDL	658	858	xxxx xxxx	uuuu uuuu	սսսս սսսս
RXM1EIDH	658	858	XXXX XXXX	uuuu uuuu	սսսս սսսս

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for RESET value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- **6:** The long write enable is only reset on a POR or $\overline{\text{MCLR}}$.
- 7: Available on PIC18C858 only.

4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure 4-1 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (See Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-1 shows how the instruction "GOTO 00006h" is encoded in the program memory. Program branch instructions that encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions by which the PC will be offset. Section 23.0 provides further details of the instruction set.

EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW

	TCY0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h	Fetch 1	Execute 1				
2. MOVWF PORTB		Fetch 2	Execute 2		_	
3. BRA SUB_1			Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (2	Forced NOP)			Fetch 4	Flush	
5. Instruction @ addres	ss SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

Instruction	Opcode	Memory	Address
—			000007h
MOVLW 055h	0E55h	55h	000008h
		0Eh	000009h
GOTO 000006h	EF03h, F000h	03h	00000Ah
		EFh	00000Bh
		00h	00000Ch
		F0h	00000Dh
MOVFF 123h, 456h	C123h, F456h	23h	00000Eh
		C1h	00000Fh
		56h	000010h
		F4h	000011h
—			000012h

5.2.3 LONG WRITE INTERRUPTS

The long write must be terminated by a RESET or any interrupt.

The interrupt source must have its interrupt enable bit set. When the source sets its interrupt flag, programming will terminate. This will occur regardless of the settings of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit.

Depending on the states of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit, program execution can either be vectored to the high or low priority Interrupt Service Routine (ISR), or continue execution from where programming commenced.

In either case, the interrupt flag will not be cleared when programming is terminated and will need to be cleared by the software.

5.3 <u>Unexpected Termination of Write</u> <u>Operations</u>

If a write is terminated by an unplanned event such as loss of power, an unexpected RESET, or an interrupt that was not disabled, the memory location just programmed should be verified and reprogrammed if needed.

GIE/ GIEH	PIE/ GIEL	Priority	Interrupt Enable	Interrupt Flag	Action
Х	Х	Х	0 (default)	Х	Long write continues even if interrupt flag becomes set during SLEEP.
X	Х	х	1	0	Long write continues, will wake when the interrupt flag is set.
0 (default)	0 (default)	Х	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	1 high priority (default)	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
1	0 (default)	0 Iow	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	0 Iow	1	1	Terminates long write, branches to low priority interrupt vector. Interrupt flag can be cleared by ISR.
1	0 (default)	1 high priority (default)	1	1	Terminates long write, branches to high priority interrupt vector. Interrupt flag can be cleared by ISR.

TABLE 5-2: SLEEP MODE, INTERRUPT ENABLE BITS AND INTERRUPT RESULTS

11.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- · RESET from CCP module special event trigger

R/W-0

U-0

R/W-0

R/W-0

REGISTER 11-1: T1CON REGISTER

Register 11-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module as well as contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON register).

Figure 11-1 is a simplified block diagram of the Timer1 module.

Note: Timer1 is disabled on POR.

R/W-0

R/W-0

R/W-0

R/W-0

	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N		
	bit 7		<u> </u>				<u> </u>	bit 0		
bit 7	RD16: 16-t	oit Read/W	/rite Mode En	able bit						
	1 = Enable	s register l	Read/Write o	f TImer1 in o	ne 16-bit oper	ation				
hit G		S register r				lions				
			au as u	+ Clock Pres	cala Salact hit	-				
DIL 3-4	110AF31.		: IImeri mpu 		Cale Select Dir	S				
	11 = 1:0 Pi	'escale vai	ue Luc							
	01 = 1:2 Pr	rescale val	lue							
	00 = 1:1 Pr	rescale val	ue							
bit 3	T1OSCEN:	: Timer1 O	scillator Enal	ble bit						
	1 = Timer1	Oscillator	is enabled							
	0 = Timer1 Oscillator is shut off The escillator inverter and feedback register are turned off to eliminate newer drain									
hit 2		Timer1 Fyt	and recubat	Dut Synchro	a lumeu on to	eliininate pu	Jwei uram.			
	When TME			Ilput Oynomo	Ilization Color	JI DIL				
	1 = Do not	svnchroni:	ze external c	lock input						
	0 = Synchr	onize exte	rnal clock inp	out						
	When TMR	<u> 1CS = 0:</u>								
	This bit is ig	gnored. Tir	mer1 uses the	e internal clo	ck when TMR	1CS = 0.				
bit 1	TMR1CS:	Timer1 Clo	ock Source S	elect bit						
	1 = Externa 0 = Interna	al clock fro I clock (Fc	m pin RC0/T osc/4)	10SO/T13CI	KI (on the risin	ıg edge)				
bit 0	TMR10N:	Timer1 On	ı bit							
	1 = Enable 0 = Stops 7	s Timer1 Timer1								
	<u>г. </u>									
	Legend:									
	R = Readal	ble bit	VV = 1	Writable bit	U = Unim	plemented r	bit, read as "	0'		
	- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown									

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	x000 0000	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR1L	Holding reg	gister for the L	east Signific	ant Byte of th	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu

TABLE 11-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

REGISTER 15-2: SSPCON1 REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit

Master mode:

- 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started
- $0 = No \ collision$

Slave mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

bit 6 SSPOV: Receive Overflow Indicator bit

In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software.)
 0 = No overflow
- In l^2C mode:
- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. (Must be cleared in software.)

0 = No overflow

bit 5 **SSPEN:** Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output. In SPI mode:

- 1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In I²C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- bit 4 **CKP:** Clock Polarity Select bit

In SPI mode:

- 1 = Idle state for clock is a high level
- 0 = Idle state for clock is a low level

In I²C Slave mode:

- SCK release control
- 1 = Enable clock
- 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C Master mode

Unused in this mode

15.4.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized (enabled) when the General Call Enable (GCEN) bit is set (SSPCON2 register). Following a START bit detect, eight bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT register). If the general call address is sampled when the GCEN bit is set, and while the slave is configured in 10-bit address mode; then, the second half of the address is not necessary. The UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 15-9).



FIGURE 15-9: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS)

NOTES:

FIGURE 20-1: VOLTAGE REFERENCE BLOCK DIAGRAM



TABLE 23-2: PIC18CXX8 INSTRUCTION SET

Mnem	onic,			16-	Bit Inst	ruction V	Vord	Status	
Opera	ands	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-OR	ENTED FI	LE REGISTER OPERATIONS							
ADDWF	f [,d] [,a]	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
ADDWFC	f [,d] [,a]	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
ANDWF	f [,d] [,a]	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2, 6
CLRF	f [,a]	Clear f	1	0110	101a	ffff	ffff	Z	2, 6
COMF	f [,d] [,a]	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2, 6
CPFSEQ	f [,a]	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4, 6
CPFSGT	f [,a]	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4, 6
CPFSLT	f [,a]	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2, 6
DECF	f [,d] [,a]	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4, 6
DECFSZ	f [,d] [,a]	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4, 6
DCFSNZ	f [,d] [,a]	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2, 6
INCF	f [,d] [,a]	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4, 6
INCFSZ	f [,d] [,a]	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4, 6
INFSNZ	f [,d] [,a]	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2, 6
IORWF	f [,d] [,a]	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2, 6
MOVF	f [,d] [,a]	Move f	1	0101	00da	ffff	ffff	Z, N	1, 6
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f _d (destination)2nd word		1111	ffff	ffff	ffff		
MOVWF	f [,a]	Move WREG to f	1	0110	111a	ffff	ffff	None	6
MULWF	f [,a]	Multiply WREG with f	1	0000	001a	ffff	ffff	None	6
NEGF	f [,a]	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
RLCF	f [,d] [,a]	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	6
RLNCF	f [,d] [,a]	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2, 6
RRCF	f [,d] [,a]	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	6
RRNCF	f [,d] [,a]	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	6
SETF	f [,a]	Set f	1	0110	100a	ffff	ffff	None	6
SUBFWB	f [,d] [,a]	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
		borrow							
SUBWF	f [,d] [,a]	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	6
SUBWFB	f [,d] [,a]	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
		borrow							
SWAPF	f [,d] [,a]	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4, 6
TSTFSZ	f [,a]	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2, 6
XORWF	f [,d] [,a]	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	6
BIT-ORIEN	NTED FILE	REGISTER OPERATIONS							
BCF	f, b [,a]	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2, 6
BSF	f, b [,a]	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2, 6
BTFSC	f, b [,a]	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4, 6
BTFSS	f, b [,a]	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4, 6
BTG	f [,d] [,a]	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2, 6

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

6: Microchip Assembler MASM automatically defaults destination bit 'd' to '1', while access bit 'a' defaults to '1' or '0' according to address of register being used.

INCF	sz	Incremen	t f, skip i	f 0				
Synt	ax:	[label]	INCFSZ	f [,d [,a	a]]			
Opei	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5					
Ope	ration:	(f) + 1 \rightarrow of skip if rest	dest, ult = 0					
Statu	us Affected:	None						
Enco	oding:	0011	11da	ffff	ffff			
 incremented. If 'd' is 0, the result i placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Ban will be selected as per the BSR value. Words: 1 								
Word	ds:	1						
Cycles:		1(2) Note: 3 c by a	ycles if sk a 2-word i	ip and f	ollowed			
QC	cle Activity:	00	00		01			
	Q1 Decode	Q2 Read	Q3 Process	. 14	Q4 /rite to			
	Decoue	register 'f'	Data	des	stination			
lf ski	p:							
	Q1	Q2	Q3		Q4			
	No	No	No	n	No			
lf ski	n and followe	- operation ad by 2-word		n op on:	eration			
	D1	02	Q3		Q4			
	No	No	No		No			
	operation	operation	operatio	n op	eration			
	No operation	No operation	No operatio	n op	No eration			
<u>Exar</u>	nple:	HERE NZERO ZERO	HERE INCFSZ CNT NZERO : ZERO :					
	Before Instru PC	ction = Address	S (HERE)					
	After Instruct CNT If CNT PC If CNT PC	ion = CNT + = 0; = Address ≠ 0; = Address	1 s(zero) s(nzero)					

INFS	SNZ	Incremen	Increment f, skip if not 0						
Synt	ax:	[<i>label</i>] IN	NFSNZ f[, d	l [,a]]					
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5						
Ope	ration:	(f) + 1 \rightarrow c skip if resu	dest, µlt ≠ 0						
State	us Affected:	None							
Enco	oding:	0100	10da ffi	ff ffff					
Des	cription:	The conte incremente placed in \/ result is pl (default). If the resu instruction fetched, is executed i cycle instr Access Ba riding the l Bank will b	nts of registe ed. If 'd' is 0, WREG. If 'd' aced back in It is not 0, the , which is alr discarded, a nstead maki uction. If 'a' ank will be se BSR value. I	er 'f' are the result is is 1, the register 'f' e next eady and a NOP is ng it a two- is 0, the elected, over- if 'a' is 1, the is per the					
BSR value.									
vvor	ds:	1							
Cyci	es.	Note: 3 cy by a	vcles if skip a a 2-word inst	nd followed ruction.					
		02	03	04					
	Decode	Read	Process	Write to					
	Dooddo	register 'f'	Data	destination					
lf sk	ip:								
	Q1	Q2	Q3	Q4					
	No	No	No	No					
lf ok	operation	operation		operation					
11 54				04					
	No	No	No	No					
	operation	operation	operation	operation					
	No	No	No	No					
	operation	operation	operation	operation					
<u>Exa</u>	<u>mple</u> :	HERE I ZERO NZERO	INFSNZ REG	ł					
	Before Instruction PC = Address (HERE)								
	After Instruct REG If REG PC If REG PC	tion = REG + ⁴ ≠ 0; = Address = 0; = Address	1 \$ (NZERO) \$ (ZERO)						

NEGF Negate f								
[<i>label</i>] N	IEGF	f [,a]						
0 ≤ f ≤ 25 a ∈ [0,1]	5							
(f) + 1 →	→ f							
N,OV, C,	N,OV, C, DC, Z							
0110	0110 110a fff							
Location ' compleme the data n 0, the Acc selected, If 'a' is 1, as per the	f' is nega ent. The in nemory lo cess Ban overridin the Bank e BSR va	ated usin result is p ocation 'f k will be g the BS c will be s lue.	g two's blaced in ". If 'a' is R value. selected					
1								
1								
:								
Q2	Q3		Q4					
Read register 'f'	Proces Data	ss rei	Write gister 'f'					
NEGF F	REG							
$\begin{array}{rcrr} = & 0011 \\ = & ? \\ = & ? \\ = & ? \\ = & ? \\ = & ? \\ = & ? \\ = & ? \\ \text{ction} \\ = & 1100 \\ = & 1 \\ = & 0 \\ = & 0 \\ = & 0 \end{array}$	1010 [0x3 0110 [0xC	8A] C6]						
	Negate f $[Jabel]$ $0 \le f \le 25$ $a \in [0,1]$ $(\overline{f}) + 1 \longrightarrow$ $N,OV, C,$ 0110 Location 'complementthe data m $0, the Accselected,f'a' is 1,as per the11:Q2Readregister 'f'NEGFPruction=??$	Negate f[<i>label</i>]NEGF $0 \le f \le 255$ $a \in [0,1]$ $(\overline{f}) + 1 \rightarrow f$ N,OV, C, DC, Z0110110aLocation 'f' is negative complement. The the data memory let 0, the Access Ban selected, overridin If 'a' is 1, the Bank as per the BSR value 111:Q2Q3ReadProcess Process	Negate f $[/abel]$ NEGFf [,a] $0 \le f \le 255$ $a \in [0,1]$ $(\overline{f}) + 1 \rightarrow f$ N,OV, C, DC, Z 0110 $110a$ ffffLocation 'f' is negated usin complement. The result is pthe data memory location 'f0, the Access Bank will be selected, overriding the BSIf 'a' is 1, the Bank will be sas per the BSR value.111:Q2Q3Read register 'f'Process Dataregister 'f'NEGFREGruction=?=?=?=?=?=0=0					

NOF	ı	No Opera	ation				
Synt	ax:	[label]	NOP				
Ope	rands:	None					
Ope	ration:	No opera	tion				
State	us Affected:	None					
Enco	oding:	0000	0000	0000		0000	
		1111	xxxx	XXX	cx	XXXX	
Des	cription:	No operation.					
Wor	ds:	1					
Cycl	es:	1					
QC	cle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	No	No	No		No	
		operation	operat	ion	ор	eration	

Example:

None.

FIGURE 25-3: LOW VOLTAGE DETECT CHARACTERISTICS



TABLE 25-1: LOW VOLTAGE DETECT CHARACTERISTICS

			Standard Operating Conditions (unless otherwise stated)							
			Operating temperature	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
			$-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended							
Param No.	Symbol	Char	acteristic/	Min	Max	Units	Conditions			
D420	Vlvd	LVD Voltage	LVDL<3:0> = 0100	25	∫2.66	V				
			LVDL<3:0> = 01,01	12.7	2.86	V				
			LVDL<3:0> = 0110	2.8	2.98	V				
			LVDL<3:0x=\0441	3.0	3.2	V				
			LVPL<3:0x = 1000	3.3	3.52	V				
		/	12VDL 3:0> = 1001	3.5	3.72	V				
			LVDL<3:0> = 1010	3.6	3.84	V				
		$\left(\bigcirc \right) $	LVDL<3:0> = 1011	3.8	4.04	V				
			LVDL<3:0> = 1100	4.0	4.26	V				
			LVDL<3:0> = 1101	4.2	4.46	V				
			LVDL<3:0> = 1110	4.5	4.78	V				

 TABLE 25-5:
 PLL CLOCK TIMING SPECIFICATION (Vpp + 4.2V - 5.5V)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
7	Tpll	PLL Start-up Time (Lock Time)	_	2	ms	
	ΔCLK	CLKOUT Stability (Jitter) using PLL	-2	+2	%	
		PREL				

68-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



	Units		INCHES*		N	IILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	р		.050			1.27	
Pins per Side	n1		17			17	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.985	.990	.995	25.02	25.15	25.27
Overall Length	D	.985	.990	.995	25.02	25.15	25.27
Molded Package Width	E1	.950	.954	.958	24.13	24.23	24.33
Molded Package Length	D1	.950	.954	.958	24.13	24.23	24.33
Footprint Width	E2	.890	.920	.930	22.61	23.37	23.62
Footprint Length	D2	.890	.920	.930	22.61	23.37	23.62
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-047

Drawing No. C04-049