

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	3-Wire SIO, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	62
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0474gk-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

16.3 Registers Controlling Serial Interface CSI10	462
16.4 Operation of Serial Interface CSI10	466
16.4.1 Operation stop mode	466
16.4.2 3-wire serial I/O mode	466
CHAPTER 17 SERIAL INTERFACE CSIA0	476
17.1 Functions of Serial Interface CSIA0	476
17.2 Configuration of Serial Interface CSIA0	477
17.3 Registers Controlling Serial Interface CSIA0	479
17.4 Operation of Serial Interface CSIA0	488
17.4.1 Operation stop mode	488
17.4.2 3-wire serial I/O mode	489
17.4.3 3-wire serial I/O mode with automatic transmit/receive function	494
CHAPTER 18 LCD CONTROLLER/DRIVER	509
18.1 Functions of LCD Controller/Driver	509
18.2 Configuration of LCD Controller/Driver	511
18.3 Registers Controlling LCD Controller/Driver	513
18.4 Setting LCD Controller/Driver	521
18.4.1 Setting method when not using segment key scan function (KSON = 0)	521
18.4.2 Setting method when using segment key scan function (KSON = 1)	522
18.5 LCD Display Data Memory	524
18.6 Common and Segment Signals	525
18.7 Display Modes	535
18.7.1 Static display example	535
18.7.2 Two-time-slice display example	538
18.7.3 Three-time-slice display example	543
18.7.4 Four-time-slice display example	551
18.7.5 Eight-time-slice display example	556
18.8 Operation of Segment Key Scan Function	561
18.8.1 Circuit configuration example	561
18.8.2 Example of procedure for using segment key scan function	562
18.9 Cautions When Using Segment Key Scan Function	565
18.10 Supplying LCD Drive Voltages VLC0, VLC1, VLC2, and VLC3	567
18.10.1 Internal resistance division method	567
18.10.2 External resistance division method	569
CHAPTER 19 MANCHESTER CODE GENERATOR	571
19.1 Functions of Manchester Code Generator	571
19.2 Configuration of Manchester Code Generator	571
19.3 Registers Controlling Manchester Code Generator	574
19.4 Operation of Manchester Code Generator	577
19.4.1 Operation stop mode	577
19.4.2 Manchester code generator mode	578
19.4.3 Bit sequential buffer mode	587

1.9 Outline of Functions (µPD78F049x)

						(1/2)			
	Item	μPD78F0491	μPD78F0492	μPD78F0493	μPD78F0494	μPD78F0495			
Internal memory	Flash memory (self-programming supported) ^{∾ote}	16 KB	24 KB	32 KB	48 KB	60 KB			
	High-speed RAM ^{№0te}	768 bytes	768 bytes 1 KB						
	Expansion RAM ^{Note}	– 1 KB							
	LCD display RAM	32×4 bits (with 4	com) or 28×8 bits	s (with 8 com)					
Memory space	e	64 KB							
Main system clock (oscillation	High-speed system clock	X1 (crystal/cerami 2 to 10 MHz: Vol 2 to 5 MHz: Vol	c) oscillation, exter o = 2.7 to 5.5 V, = 1.8 to 5.5 V	nal main system cl	ock input (EXCLK)				
frequency)	Internal high-speed oscillation clock	Internal oscillation 8 MHz (TYP.): V	DD = 1.8 to 5.5 V						
Subsystem cl (oscillation fre	ock equency)	XT1 (crystal) oscil 32.768 kHz (TYF	lation P.): V _{DD} = 1.8 to 5.5	5 V					
Internal low-s (for TMH1, W	peed oscillation clock DT)	Internal oscillation 240 kHz (TYP.):	V _{DD} = 1.8 to 5.5 V						
General-purp	ose registers	8 bits × 32 registers (8 bits × 8 registers × 4 banks)							
Minimum inst	ruction execution time	0.2 μ s (high-speed system clock: @ fxH = 10 MHz operation)							
		0.25 μ s (internal high-speed oscillation clock: @ f _{RH} = 8 MHz (TYP.) operation)							
		122 μs (subsystem clock: @ fsue = 32.768 kHz operation)							
Instruction set		 8-bit operation and 16-bit operation Bit manipulate (set, reset, test, and Boolean operation) BCD adjust, etc. 							
I/O ports		<u>Total: 62</u>							
		CMOS I/O: 58							
		CMOS input:		4					
Timers Timer outputs		 16-bit timer/event counter: 1 channel 8-bit timer/event counter: 3 channels (out of which 2 channels can perform PWM output) 8-bit timer: 3 channels (out of which 2 channels can perform PWM output) Real-time counter: 1 channel Watchdog timer: 1 channel 							
		5 (PWM output: 4 and PPG output: 1)							
	RTC outputs	2							
		• 1 Hz (Subsystem clock: fsuB = 32.768 kHz)							
Clock output		• 512 Hz or 16.384 kHz or 32.768 kHz (Subsystem clock: fsub = 32.768 kHz)							
		• 156.25 kHz, 312.5 kHz, 625 kHz, 1.25 MHz, 5 MHz, 10 MHz							
		(peripheral hardware clock: @ fPRs = 10 MHz operation)							
Durran		32.768 kHz (subsystem clock: @ fsuB = 32.768 kHz operation)							
Buzzer outpu	t	• 1.22 KHZ, 2.44 KHZ, 4.88 KHZ, 9.// MHZ							
		(peripheral hardware clock: @ fPRs = 10 MHz operation)							

Note The internal flash memory capacity, internal high-speed RAM capacity, and internal expansion RAM capacity can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FEE0H to FEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Figure 3-26. Configuration of General-Purpose Registers



(a) Function name

(b) Absolute name



4.2.12 Port 15

Port 15 is a 4-bit I/O port with an output latch. Port 15 can be set to the input mode or output mode in 1-bit units using port mode register 15 (PM15). When the P150 to P153 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 15 (PU15).

This port can also be used for segment output.

Reset signal generation sets port 15 to input mode.

Figure 4-26 shows a block diagram of port 15.





- P15: Port register 15
- PU15: Pull-up resistor option register 15

PM15: Port mode register 15

PFALL: Port function register ALL

- RD: Read signal
- WR××: Write signal





Note Care must be exercised when setting TOC00. For details, see 6.3 (3) 16-bit timer output control register 00 (TOC00).





Note Care must be exercised when setting TOC00. For details, see 6.3 (3) 16-bit timer output control register 00 (TOC00).

Figure 6-30. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register) (2/3)



(b) TOC00 = 13H, PRM00 = C0H, CRC00 = 05H, TMC00 = 0AH

This is a timing example where an edge is not input to the TI000 pin, in an application where the count value is captured to CR000 when the rising or falling edge of the TI010 pin is detected.

Figure 6-31. Example of Register Settings in Clear & Start Mode Entered by TI000 Pin Valid Edge Input (2/2)

(d) Prescaler mode register 00 (PRM00)



11: Both edges detection

(e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

(f) 16-bit capture/compare register 000 (CR000)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM000) is generated. The count value of TM00 is not cleared.

To use this register as a capture register, select either the TI000 or TI010 pin^{Note} input as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR000.

Note The timer output (TO00) cannot be used when detection of the valid edge of the TI010 pin is used.

(g) 16-bit capture/compare register 010 (CR010)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM010) is generated. The count value of TM00 is not cleared. When this register is used as a capture register, the TI000 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR010.

6.4.6 PPG output operation

A square wave having a pulse width set in advance by CR010 is output from the TO00 pin as a PPG (Programmable Pulse Generator) signal during a cycle set by CR000 when bits 3 and 2 (TMC003 and TMC002) of 16bit timer mode control register 00 (TMC00) are set to 11 (clear & start upon a match between TM00 and CR000).

The pulse cycle and duty factor of the pulse generated as the PPG output are as follows.

- Pulse cycle = (Set value of CR000 + 1) × Count clock cycle
- Duty = (Set value of CR010 + 1) / (Set value of CR000 + 1)

Caution To change the duty factor (value of CR010) during operation, see 6.5.1 Rewriting CR010 during TM00 operation.

Remarks 1. For the setting of I/O pins, see 6.3 (6) Port mode register 0 (PM0).

2. For how to enable the INTTM000 signal interrupt, see CHAPTER 21 INTERRUPT FUNCTIONS.





9.4.3 Reading/writing real-time counter

Read or write the counter after setting 1 to RWAIT first.



Figure 9-20. Procedure for Reading Real-Time Counter

Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

Figure 13-2. Format of 16-bit ∆∑ type A/D Converter Control Register 0 (ADDCTL0)

Address:	FF7CH	After reset: C	00H R/W					
Symbol	<7>	<6>	<5>	<4>	3	2	1	0
ADDCTL0	ADPON	ADDCE	HAC	AINMCD	0	0	ADDS1	ADDS0

ADDPON	16-bit $\Delta\Sigma$ type A/D circuit power supply control
0	Power supply OFF
1	Power supply ON

ADDCE	16-bit $\Delta\Sigma$ type A/D conversion operation control
0	Stops conversion operation
1	Starts conversion operation

HAC	Setting 16-bit $\Delta\Sigma$ type A/D conversion high-accuracy mode
0	High-accuracy mode OFF
1	High-accuracy mode ON

AINMOD	16-bit $\Delta\Sigma$ type A/D conversion input mode control
0	Single input
1	Differential input

ADDS1	ADDS0	16-bit $\Delta\Sigma$ type analog input specification
0	0	DS0+/DS0-
0	1	DS1+/DS1-
1	0	DS2+/DS2-
1	1	Setting prohibited

- Cautions 1. Do not set the ADDPON and ADDCE bits to 1 at the same time. ADDCE must be set to 1, at least 1.2 μ s after ADDPON has been set to 1.
 - 2. Setting the $\Delta\Sigma$ analog input channel to be set by ADDS1 and ADDS0 to a pin which has been selected to be used in the analog input mode by the ADPC0 register is prohibited.
 - 3. Operating 16-bit $\Delta\Sigma$ type A/D conversion and 10-bit successive approximation type A/D conversions at the same time (ADDCE = 1 and ADCS = 1) is prohibited.
 - 4. If ADDCTL0 is rewritten (including identical data), A/D conversion operation is resumed after it has been initialized.
 - 5. Set the input voltage in accordance with Table 13-4 Input Voltage Range.
 - 6. When executing a STOP instruction, power to the 16-bit $\Delta\Sigma$ type A/D converter must be turned off (ADDPON = 0).

(1) Receive buffer register 0 (RXB0)

This 8-bit register stores parallel data converted by receive shift register 0 (RXS0).

Each time 1 byte of data has been received, new receive data is transferred to this register from receive shift register 0 (RXS0).

If the data length is set to 7 bits the receive data is transferred to bits 0 to 6 of RXB0 and the MSB of RXB0 is always 0.

If an overrun error (OVE0) occurs, the receive data is not transferred to RXB0.

RXB0 can be read by an 8-bit memory manipulation instruction. No data can be written to this register. Reset signal generation and POWER0 = 0 set this register to FFH.

(2) Receive shift register 0 (RXS0)

This register converts the serial data input to the RxD0 pin into parallel data. RXS0 cannot be directly manipulated by a program.

(3) Transmit shift register 0 (TXS0)

This register is used to set transmit data. Transmission is started when data is written to TXS0, and serial data is transmitted from the TxD0 pins.

TXS0 can be written by an 8-bit memory manipulation instruction. This register cannot be read. Reset signal generation, POWER0 = 0, and TXE0 = 0 set this register to FFH.

Cautions 1. Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.

2. Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.

CHAPTER 16 SERIAL INTERFACE CSI10

16.1 Functions of Serial Interface CSI10

Serial interface CSI10 has the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not performed and can enable a reduction in the power consumption.

For details, see 16.4.1 Operation stop mode.

(2) 3-wire serial I/O mode (MSB/LSB-first selectable)

This mode is used to communicate 8-bit data using three lines: a serial clock line (SCK10) and two serial data lines (SI10 and SO10).

The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

In addition, whether 8-bit data is communicated with the MSB or LSB first can be specified, so this interface can be connected to any device.

The 3-wire serial I/O mode is used for connecting peripheral ICs and display controllers with a clocked serial interface.

For details, see 16.4.2 3-wire serial I/O mode.

16.2 Configuration of Serial Interface CSI10

Serial interface CSI10 includes the following hardware.

Item	Configuration
Controller	Transmit controller Clock start/stop controller & clock phase controller
Registers	Transmit buffer register 10 (SOTB10) Serial I/O shift register 10 (SIO10)
Control registers	Serial operation mode register 10 (CSIM10) Serial clock selection register 10 (CSIC10) Port function register 1 (PF1) Port mode register 1 (PM1) Port register 1 (P1)

	Fable 16-1.	Configuration	of Serial	Interface	CSI10
--	--------------------	---------------	-----------	-----------	-------

Figure 16-9. Output Value of SO10 Pin (Last Bit) (2/2)



User's Manual U18329EJ4V0UD

(1) Serial operation mode specification register 0 (CSIMA0)

This is an 8-bit register used to control the serial communication operation. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 17-2. Format of Serial Operation Mode Specification Register 0 (CSIMA0)

Address: FF90H After reset: 00H R/W

Symbol	<7>	6	5	4	<3>	<2>	1	0
CSIMA0	CSIAE0	ATE0	ATM0	MASTER0	TXEA0	RXEA0	DIR0	0

CSIAE0	Control of CSIA0 operation enable/disable
0	CSIA0 operation disabled (SOA0: Low level, SCKA0: High level) and asynchronously resets the internal circuit ^{Note} .
1	CSIA0 operation enabled

ATE0	Control of automatic communication operation enable/disable			
0	1-byte communication mode			
1	Automatic communication mode			

ATM0	Automatic communication mode specification
0	Single transfer mode (stops at the address specified by the ADTP0 register)
1	Repeat transfer mode (after transfer is complete, clear the ADTC0 register to 00H to resume transfer)

MASTER0	CSIA0 master/slave mode specification			
0	Slave mode (synchronous with SCKA0 input clock)			
1	Master mode (synchronous with internal clock)			

TXEA0	Control of transmit operation enable/disable			
0	Transmit operation disabled (SOA0: Low level)			
1	Transmit operation enabled			

RXEA0	Control of receive operation enable/disable			
0	Receive operation disabled			
1	Receive operation enabled			

DIR0	First bit specification
0	MSB
1	LSB

Note Automatic data transfer address count register 0 (ADTC0), serial trigger register 0 (CSIT0), serial I/O shift register 0 (SIOA0), and bit 0 (TSF0) of serial status register 0 (CSIS0) are reset.

Cautions 1. When CSIAE0 = 0, the buffer RAM cannot be accessed.

- 2. When CSIAE0 is changed from 1 to 0, the registers and bits mentioned in Note above are asynchronously initialized. To set CSIAE0 = 1 again, be sure to re-set the initialized registers.
- 3. When CSIAE0 is re-set to 1 after CSIAE0 is changed from 1 to 0, it is not guaranteed that the value of the buffer RAM will be retained.

Figure 18-22. Two-Time-Slice LCD Drive Waveform Examples (1/2 Bias Method)





Interrupt	Interrupt Request	Interrupt Request Flag		Interrupt Mask Flag		n Flag
Source		Register		Register		Register
INTAD ^{Note 1}	ADIF ^{Note 1}	IF1L	ADMK ^{Note 1}	MK1L		PR1L
INTSR0	SRIF0		SRMK0		SRPR0	
INTRTC	RTCIF		RTCMK		RTCPR	
INTTM51 ^{Note 2}	TMIF51		TMMK51		TMPR51	
INTKR	KRIF		KRMK		KRPR	
INTRTCI	RTCIIF		RTCIMK		RTCIPR	
INTDSAD ^{Note 3}	DSADIF ^{Note 3}		DSADMK ^{Note 3}		DASDPR ^{Note 3}	
INTTM52	TMIF52		TMMK52		TMPR52	
INTTMH2	TMHIF2	IF1H	ТМНМК2	MK1H	TMHPR2	PR1H
INTMCG	MCGIF		MCGMK		MCGPR	
INTRIN	RINIF		RINMK		RINPR	
INTRERR INTGP INTREND INTDFULL	RERRIF ^{Note 4} GPIF ^{Note 4} RENDIF ^{Note 4} DFULLIF ^{Note 4}		RERRMK ^{Note 5} GPMK ^{Note 5} RENDMK ^{Note 5} DFULLMK ^{Note 5}		RERRPR ^{Note 6} GPPR ^{Note 6} RENDPR ^{Note 6} DFULLPR ^{Note 6}	
INTACSI	ACSIIF		ACSIMK		ACSIPR	

 Table 21-2. Flags Corresponding to Interrupt Request Sources (2/2)

Notes 1. μ PD78F048x and 78F049x only.

- 2. When 8-bit timer/event counter 51 and 8-bit timer H1 are used in the carrier generator mode, an interrupt is generated upon the timing when the INTTM5H1 signal is generated (see Figure 8-15 Transfer Timing).
- **3.** μPD78F049x only.
- 4. If either interrupt source INTRERR, INTGP, INTREND, or INTDFULL is generated, bit 3 of IF1H is set (1).
- 5. Bit 3 of MK1H supports all of interrupt sources INTRERR, INTGP, INTREND, and INTDFULL.
- 6. Bit 3 of PR1H supports all of interrupt sources INTRERR, INTGP, INTREND, and INTDFULL.

CHAPTER 28 FLASH MEMORY

The 78K0/LF3 incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board.

28.1 Internal Memory Size Switching Register

The internal memory capacity can be selected using the internal memory size switching register (IMS). IMS is set by an 8-bit memory manipulation instruction. Reset signal generation sets IMS to CFH.

Caution Be sure to set each product to the values shown in Table 28-1 after a reset release.

Figure 28-1. Format of Internal Memory Size	Switching	Register	(IMS)
---	-----------	----------	-------

nbol	7	6	5	4	3	2	1	0
6	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0

RAM2	RAM1	RAM0	Internal high-speed RAM capacity selection			
0	0	0	768 bytes			
1	1	0	1024 bytes			
Other than above			Setting prohibited			

ROM3	ROM2	ROM1	ROM0	Internal ROM capacity selection
0	1	0	0	16 KB
0	1	1	0	24 KB
1	0	0	0	32 KB
1	1	0	0	48 KB
1	1	1	1	60 KB
	Other th	an above		Setting prohibited

Table 28-1. Internal Memory Size Switching Register Settings

Flash Memory Versions (78K0/LF3)	IMS Setting		
μPD78F0471, 78F0481, 78F0491	04H		
μPD78F0472, 78F0482, 78F0492	С6Н		
μPD78F0473, 78F0483, 78F0493	С8Н		
μPD78F0474, 78F0484, 78F0494	ССН		
μPD78F0475, 78F0485, 78F0495	CFH		

Address: FFF0H After reset: CFH R/W

Symb IMS

Table 28-12. Processing Time for Each Command When PG-FP5 Is Used (Reference) (3/3)

$\underline{(0)}\mu$ = Broi o i i $0,$ roi o i $00,$ roi o i roi							
Command	Port:	Port:	Port:UART-Ext-OSC (X1 clock (fx)) Speed:115200 bps		Port:UART-Ext-FP5CLK (External main system clock		
of PG-FP5	CSI-Internal-OSC	UART-Internal-OSC					
	(internal high-	(internal high-speed			(fexclk))		
	speed oscillation	oscillation clock			Speed:115200 bps		
	clock	(fвн))	Frequency:	Frequency:	Frequency:	Frequency:	
	(fвн))	Speed: 115200 bps	2.0 MHz	10 MHz	2.0 MHz	10 MHz	
	Speed: 2.5 MHz						
Signature	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	
Blankcheck	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	
Erase	2 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	
Program	8 s (TYP.)	12 s (TYP.)	12 s (TYP.)	11.5 s (TYP.)	12 s (TYP.)	11.5 s (TYP.)	
Verify	4.5 s (TYP.)	8.5 s (TYP.)	8.5 s (TYP.)	8.5 s (TYP.)	8.5 s (TYP.)	8.5 s (TYP.)	
E.P.V	9 s (TYP.)	12.5 s (TYP.)	12.5 s (TYP.)	12.5 s (TYP.)	12.5 s (TYP.)	12.5 s (TYP.)	
Checksum	2 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	1.5 s (TYP.)	
Security	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)	

(5) µ PD78F0475, 78F0485, 78F0495 (Products with internal ROM: 60 KB)

Caution When executing boot swapping, do not use the E.P.V. command with the dedicated flash memory programmer.

30.1.2 Description of operation column

- A: A register; 8-bit accumulator
- X: X register
- B: B register
- C: C register
- D: D register
- E: E register
- H: H register
- L: L register
- AX: AX register pair; 16-bit accumulator
- BC: BC register pair
- DE: DE register pair
- HL: HL register pair
- PC: Program counter
- SP: Stack pointer
- PSW: Program status word
- CY: Carry flag
- AC: Auxiliary carry flag
- Z: Zero flag
- RBS: Register bank select flag
- IE: Interrupt request enable flag
- (): Memory contents indicated by address or register contents in parentheses
- $X_{H},\,X_{L}:\;\;$ Higher 8 bits and lower 8 bits of 16-bit register
- ∧: Logical product (AND)
- √: Logical sum (OR)
- ↔: Exclusive logical sum (exclusive OR)
- ----: Inverted data
- addr16: 16-bit immediate data or label
- jdisp8: Signed 8-bit data (displacement value)

30.1.3 Description of flag operation column

(Blank): Not affected

- 0: Cleared to 0
- 1: Set to 1
- ×: Set/cleared according to the result
- R: Previously saved value is restored