

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	3-Wire SIO, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	62
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0485gk-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

[MEMO]

Pin Identification

ANI0 to ANI7 ^{Note 1} :	Analog input	REF+ ^{Note 2} :	$\Delta\Sigma$ Analog reference voltage (+)
AVREF ^{Note 1} :	Analog reference voltage	REF- ^{Note 2} :	$\Delta\Sigma$ Analog reference voltage (–)
AVss ^{Note 1} :	Analog ground	RIN:	Remote control input
BUZ:	Buzzer output	RTC1HZ:	Real-time counter correction
COM0 to COM7:	Common output		clock (1 Hz) output
DS0+ to DS2+ ^{Note 2} :	$\Delta\Sigma$ Analog input (+)	RTCCL:	Real-time counter clock (32.768
DS0- to DS2-Note 2:	$\Delta\Sigma$ Analog input (–)		kHz original oscillation) output
EXCLK:	External clock input	RTCDIV:	Real-time counter clock (32.768
	(main system clock)		kHz divided frequency) output
EXLVI:	External potential input	SEG0 to SEG31:	Segment output
	for low-voltage detector	SEG32 to SEG39 ^{Note 3} :	Segment output
FLMD0:	Flash programming mode	SEG24 (KS0)	
INTP0 to INTP5:	External interrupt input	to SEG31 (KS7):	Segment key scan
KR0 to KR7:	Key return	SCK10:	Serial clock input/output
MCGO:	Manchester code generator output	SCKA0:	Serial clock input/output
OCD0A, OCD0B:	On chip debug input/output	SI10:	Serial data input
P10 to P17:	Port 1	SIA0:	Serial data input
P20 to P27:	Port 2	SO10:	Serial data output
P30 to P34:	Port 3	SOA0:	Serial data output
P40 to P47:	Port 4	TI000, TI010:	Timer input
P80 to P83:	Port 8	TI50, TI51, TI52:	Timer input
P90 to P93:	Port 9	TO00:	Timer output
P100 to P103:	Port 10	TO50, TO51:	Timer output
P110 to P113:	Port 11	TOH0, TOH1:	Timer output
P120 to P124:	Port 12	TxD0, TxD6:	Transmit data
P130 to P133:	Port 13	VDD:	Power supply
P140 to P143:	Port 14	Vss:	Ground
P150 to P153:	Port 15	VLC0 to VLC3:	LCD power supply
PCL:	Programmable clock output	X1, X2:	Crystal oscillator
REGC	Regulator capacitance		(main system clock)
RESET:	Reset	XT1, XT2:	Crystal oscillator
RxD0, RxD6:	Receive data		(subsystem clock)

Notes 1. *μ*PD78F048x and 78F049x only.

- **2.** *μ*PD78F049x only.
- **3.** μ PD78F047x and 78F048x only.



Figure 3-13. Correspondence Between Data Memory and Addressing (µPD78F0472, 78F0482)



CHAPTER 5

CLOCK GENERATOR



Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	0	TTRM4	TTRM3	TTRM2	TTRM1	TTRM0
	TTRM4	TTRM3	TTRM2	TTRM1	TTRM0	Cloc	k correction v	alue
						(2.7	$V \leq V$ DD $\leq 5.$	5 V)
						MIN.	TYP.	MAX.
	0	0	0	0	0	-5.54%	-4.88%	-4.02%
	0	0	0	0	1	-5.28%	-4.62%	-3.76%
	0	0	0	1	0	-4.99%	-4.33%	-3.47%
	0	0	0	1	1	-4.69%	-4.03%	-3.17%
	0	0	1	0	0	-4.39%	-3.73%	-2.87%
	0	0	1	0	1	-4.09%	-3.43%	-2.57%
	0	0	1	1	0	-3.79%	-3.13%	-2.27%
	0	0	1	1	1	-3.49%	-2.83%	-1.97%
	0	1	0	0	0	-3.19%	-2.53%	-1.67%
	0	1	0	0	1	-2.88%	-2.22%	-1.36%
	0	1	0	1	0	-2.23%	-1.91%	-1.31%
	0	1	0	1	1	-1.92%	-1.60%	-1.28%
	0	1	1	0	0	-1.60%	-1.28%	-0.96%
	0	1	1	0	1	-1.28%	-0.96%	-0.64%
	0	1	1	1	0	-0.96%	-0.64%	-0.32%
	0	1	1	1	1	-0.64%	-0.32%	±0%
	1	0	0	0	0	=	±0% (default)
	1	0	0	0	1	±0%	+0.32%	+0.64%
	1	0	0	1	0	+0.33%	+0.65%	+0.97%
	1	0	0	1	1	+0.66%	+0.98%	+1.30%
	1	0	1	0	0	+0.99%	+1.31%	+1.63%
	1	0	1	0	1	+1.32%	+1.64%	+1.96%
	1	0	1	1	0	+1.38%	+1.98%	+2.30%
ĺ	1	0	1	1	1	+1.46%	+2.32%	+2.98%
ĺ	1	1	0	0	0	+1.80%	+2.66%	+3.32%
	1	1	0	0	1	+2.14%	+3.00%	+3.66%
	1	1	0	1	0	+2.48%	+3.34%	+4.00%
	1	1	0	1	1	+2.83%	+3.69%	+4.35%
	1	1	1	0	0	+3.18%	+4.04%	+4.70%
	1	1	1	0	1	+3.53%	+4.39%	+5.05%
	1	1	1	1	0	+3.88%	+4.74%	+5.40%
	1	1	1	1	1	+4.24%	+5.10%	+5.76%
l		I	I		1	I	1	

Figure 5-9. Format of Internal High-speed Oscillation Trimming Register (HIOTRM)

Caution The internal high-speed oscillation frequency will increase in speed if the HIOTRM register value is incremented above a specific value, and will decrease in speed if decremented below that specific value. A reversal, such that the frequency decreases in speed by incrementing the value, or increases in speed by decrementing the value, will not occur.

<R>

Address: FF30H After reset: 10H R/W

Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 5.6.1 Example of controlling high-speed system clock, (3) in 5.6.2 Example of controlling internal high-speed oscillation clock, and (4) in 5.6.3 Example of controlling subsystem clock).

5.6 Controlling Clock

5.6.1 Example of controlling high-speed system clock

The following two types of high-speed system clocks are available.

- X1 clock: Crystal/ceramic resonator is connected across the X1 and X2 pins.
- External main system clock: External clock is input to the EXCLK pin.

When the high-speed system clock is not used, the OCD0A/X1/P121 and OCD0B/X2/EXCLK/P122 pins can be used as I/O port pins.

Caution The OCD0A/X1/P121 and OCD0B/X2/EXCLK/P122 pins are in the I/O port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating X1 clock
- (2) When using external main system clock
- (3) When using high-speed system clock as CPU clock and peripheral hardware clock
- (4) When stopping high-speed system clock

(1) Example of setting procedure when oscillating the X1 clock

<1> Setting P121/X1 and P122/X2/EXCLK pins and selecting X1 clock or external clock (OSCCTL register) When EXCLK is cleared to 0 and OSCSEL is set to 1, the mode is switched from port mode to X1 oscillation mode.

EXCLK	OSCSEL	Operation Mode of High- Speed System Clock Pin	P121/X1 Pin	P122/X2/EXCLK Pin
0	1	X1 oscillation mode	Crystal/ceramic resonat	or connection

- <2> Controlling oscillation of X1 clock (MOC register) If MSTOP is cleared to 0, the X1 oscillator starts oscillating.
- <3> Waiting for the stabilization of the oscillation of X1 clock

Check the OSTC register and wait for the necessary time.

During the wait time, other software processing can be executed with the internal high-speed oscillation clock.

Cautions 1. Do not change the value of EXCLK and OSCSEL while the X1 clock is operating.

2. Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 31 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS)).

Figure 6-30. Timing Example of Clear & Start Mode Entered by TI000 Pin Valid Edge Input (CR000: Capture Register, CR010: Capture Register) (3/3)



(c) TOC00 = 13H, PRM00 = 00H, CRC00 = 07H, TMC00 = 0AH

This is an application example where the pulse width of the signal input to the TI000 pin is measured.

By setting CRC00, the count value can be captured to CR000 in the phase reverse to the falling edge of the TI000 pin (i.e., rising edge) and to CR010 at the falling edge of the TI000 pin.

The high- and low-level widths of the input pulse can be calculated by the following expressions.

- High-level width = [CR010 value] [CR000 value] × [Count clock cycle]
- Low-level width = [CR000 value] × [Count clock cycle]

If the reverse phase of the TI000 pin is selected as a trigger to capture the count value to CR000, the INTTM000 signal is not generated. Read the values of CR000 and CR010 to measure the pulse width immediately after the INTTM010 signal is generated.

However, if the valid edge specified by bits 6 and 5 (ES101 and ES100) of prescaler mode register 00 (PRM00) is input to the TI010 pin, the count value is not captured but the INTTM000 signal is generated. To measure the pulse width of the TI000 pin, mask the INTTM000 signal when it is not used.

Figure 6-52. Example of Register Settings for Pulse Width Measurement (1/2)

(a) 16-bit timer mode control register 00 (TMC00)



(b) Capture/compare control register 00 (CRC00)



(c) 16-bit timer output control register 00 (TOC00)

	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00
0	0	0	0	0	0	0	0

(d) Prescaler mode register 00 (PRM00)



<R> (3) Reading of 8-bit timer counter 5n (TM5n)

TM5n can be read without stopping the actual counter, because the count values captured to the buffer are fixed when it is read. The buffer, however, may not be updated when it is read immediately before the counter counts up, because the buffer is updated at the timing the counter counts up.





Remark n = 0 to 2

(2) LCD display mode register (LCDM)

LCDM specifies whether to enable display operation. It also specifies whether to enable segment pin/common pin output, gate booster circuit control, and the display mode. LCDM is set using a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets LCDM to 00H.

Figure 18-3. Format of LCD Display Mode Register

Address	FFB1H A	fter reset: 00H	R/W					
Symbol	<7>	<6>	5	<4>	3	2	1	0
LCDM	LCDON	SCOC	0	VAON	0	LCDM2	LCDM1	LCDM0

LCDON	LCD display enable/disable
0	Display off (all segment outputs are deselected.)
1	Display on

SCOC	Segment pin/common pin output control ^{Note 1}			
0	Dutput ground level to segment/common pin			
1	Dutput deselect level to segment pin and LCD waveform to common pin			

VAON	Gate booster circuit control ^{Notes 1, 2}
0	No gate voltage boosting
1	Gate voltage boosting

LCDM2	LCDM1	LCDM0	LCD controller/driver display mode selection		
			Resistance di	vision method	
			Number of time slices	Bias mode	
1	1	1	8 Note 3	1/4 Note 4	
0	0	0	4 Note 3	1/3	
0	0	1	3 Note 3	1/3	
0	1	0	2 Note 3	1/2	
0	1	1	3 Note 3	1/2	
1	0	0	Static		
Other than above	Э		Setting prohibited		

(Note and Caution are listed on the next page.)





Shaded sections: Segment key scan output period

Remark During key identification, the residual charge of the LCD panel can be eliminated by outputting a signal with an inverted relationship between its first half and latter half.

Figure 18-26. Three-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method)

TE - VLCO - VLC1 COM0 - VLC2 - Vss - VLCO - VLC1 COM1 - VLC2 - Vss - VLC0 - VLC1 COM2 - VLC2 – Vss - VLC0 - VLC1 SEG6 - VLC2 – Vss - +VLCD - +1/3VLCD COM0-SEG6 -- 0 - -1/3VLCD - -VLCD - +VLCD - +1/3VLCD - 0 COM1-SEG6 -- -1/3VLCD - -VLCD - +VLCD - +1/3VLCD COM2-SEG6 -- 0 - -1/3VLCD - -VLCD

(a) When segment key scan function is not used (KSON = 0)



Figure 18-29. Four-Time-Slice LCD Drive Waveform Examples (1/3 Bias Method)

(a) When segment key scan function is not used (KSON = 0)

Remark The waveforms for COM2 to SEG12 and COM3 to SEG12 are omitted.

The output values of the SEG (KS) pin during the segment key scan output period correspond to the setting values of port registers 14 and 15, and can be controlled by using port registers 14 and 15.

Bits 0 to 3 and bits 4 to 7 of each port register are used to control the first half and latter half of the segment key scan output period, respectively (see (9) Port register 14 (P14) and (10) Port register 15 (P15) in 18.3).

Figure 18-37 shows the relationship between port register 14 and the segment key scan output.



<KS0N = 1> 1frame period т LCD KS outpu LCD KS LCD KS KS LCD P140/SEG24(KS0) display display display display utru utn KS KS first latter Controlled Controlled P140 by PK140 output latches output latches <3> <1> Set P140 = 0, Set PK140 = 1 <2> Set PK140 = 0 <3> Set PK140 = 1 <1> <2> : For one period of the LCD clock Т LCD display : LCD indication signal output period KS output : Segment key scan output period

Remark During the segment key scan output period, COM will not be displayed when output. See **Figures 18-15** and **18-16** for waveform details.

(d) Port mode register 3 (PM3)

This register sets port 3 input/output in 1-bit units.

When using the P32/TOH0/MCGO pin for Manchester code output, clear PM32 to 0 and clear the output latch of P32 to 0.

PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Address: FF23H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	PM34	PM33	PM32	PM31	PM30

	PM3n	P3n pin I/O mode selection (n = 0 to 4)			
	0	Dutput mode (output buffer on)			
ſ	1	nput mode (output buffer off)			

(2) Format of "0" and "1" of Manchester code output

The format of "0" and "1" of Manchester code output in 78K0/LF3 is as follows.







Note Read RMDR before data has been set to all the bits of RMSR.





(1) In 1.59 V POC mode (option byte: POCMODE = 0)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- **3.** If LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.
- **Remark** <1> to <9> in Figure 26-7 above correspond to <1> to <9> in the description of "When starting operation" in **26.4.2 (1) When detecting level of supply voltage (V**_{DD}).

Instruction	Mnemonic	Operands		Bytes	Clocks		Operation	Flag	
Group					Note 1	Note 2	Operation		AC CY
16-bit data	MOVW	rp, #word		3	6	1	$rp \leftarrow word$		
transfer		saddrp, #word		4	8	10	(saddrp) ← word		
		sfrp, #word		4	-	10	$sfrp \leftarrow word$		
		AX, saddrp		2	6	8	$AX \leftarrow (saddrp)$		
		saddrp, AX		2	6	8	$(saddrp) \leftarrow AX$		
		AX, sfrp		2	-	8	$AX \leftarrow sfrp$		
		sfrp, AX		2	-	8	sfrp ← AX		
		AX, rp	te 3	1	4	-	AX ← rp		
		rp, AX	te 3	1	4	-	$rp \leftarrow AX$		
		AX, !addr16		3	10	12	$AX \leftarrow (addr16)$		
		!addr16, AX		3	10	12	$(addr16) \leftarrow AX$		
	XCHW	AX, rp	te 3	1	4	-	$AX \leftrightarrow rp$		
8-bit operation	ADD	A, #byte		2	4	I	A, CY \leftarrow A + byte	×	× ×
		saddr, #byte		3	6	8	(saddr), CY \leftarrow (saddr) + byte	×	× ×
		A, r	te 4	2	4	-	A, CY \leftarrow A + r	×	× ×
		r, A		2	4	-	$r, CY \leftarrow r + A$	×	× ×
		A, saddr		2	4	5	A, CY \leftarrow A + (saddr)	×	× ×
		A, !addr16		3	8	9	A, CY \leftarrow A + (addr16)	×	× ×
		A, [HL]		1	4	5	$A, CY \leftarrow A + (HL)$	×	× ×
		A, [HL + byte]		2	8	9	A, CY \leftarrow A + (HL + byte)	×	× ×
		A, [HL + B]		2	8	9	$A, CY \leftarrow A + (HL + B)$	×	× ×
		A, [HL + C]		2	8	9	$A, CY \leftarrow A + (HL + C)$	×	× ×
	ADDC	A, #byte		2	4	-	A, CY \leftarrow A + byte + CY	×	× ×
		saddr, #byte		3	6	8	(saddr), CY \leftarrow (saddr) + byte + CY	×	× ×
		A, r	te 4	2	4	-	$A,CY \leftarrow A + r + CY$	×	× ×
		r, A		2	4	_	$r, CY \leftarrow r + A + CY$	×	× ×
		A, saddr		2	4	5	A, CY \leftarrow A + (saddr) + CY	×	× ×
		A, !addr16		3	8	9	A, CY \leftarrow A + (addr16) + C	×	× ×
		A, [HL]		1	4	5	$A, CY \leftarrow A + (HL) + CY$	×	× ×
		A, [HL + byte]		2	8	9	A, CY \leftarrow A + (HL + byte) + CY	×	× ×
		A, [HL + B]		2	8	9	$A, CY \leftarrow A + (HL + B) + CY$	×	× ×
		A, [HL + C]		2	8	9	$A, CY \leftarrow A + (HL + C) + CY$	×	× ×

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

- **3.** Only when rp = BC, DE or HL
- **4.** Except "r = A"
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

<R> Caution The 78K0/LF3 has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		–0.5 to +6.5	V
	Vss		–0.5 to +0.3	V
	$AV_{REF}^{Note 2}$		-0.5 to Vdd + 0.3 ^{Note 1}	V
	AVss ^{Note 2}		–0.5 to +0.3	V
REGC pin input voltage	VIREGC		–0.5 to + 3.6 and –0.5 to V₀₀	V
Input voltage	Vı	P10 to P17, P20 to P27, P30 to P34, P40 to P47, P80 to P83, P90 to P93, P100 to P103, P110 to P113, P120 to P124, P130 to P133, P140 to P143, P150 to P153, X1, X2, XT1, XT2, FLMD0, RESET	–0.3 to V _{DD} + 0.3 ^{Note 1}	V
Output voltage	Vo		-0.3 to Vdd + $0.3^{Note 1}$	V
Analog input voltage	Van	ANI0 to ANI7 ^{Note 2} , DS0- to DS2- ^{Note 3} , DS0+ to DS2+ ^{Note 3}	-0.3 to AV _{REF} + 0.3 ^{Note 1} and -0.3 to V _{DD} + 0.3 ^{Note 1}	V
	REF+ ^{Note 3}		-0.5 to AV _{REF} + $0.3^{Note 1}$	V
	REF-Note 3		-0.5 to + 0.3	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Notes 1. Must be 6.5 V or lower.

- **2.** *μ*PD78F048x and 78F049x only.
- **3.** *μ*PD78F049x only.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Standard products



TCY vs. VDD (Main System Clock Operation)

AC Timing Test Points (Excluding External Main System Clock)



External Main System Clock Timing

