



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	121
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 15x10b, 5x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5606bk0mlq6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	Pin numb	
pin register function function lease	144 LQFP	176 LQFP
PD[5] PCR[53] AF0 GPIO[53] SIUL I I Tristate 46	68	82
AF1 — — — — — — AF2 — — — — — — — — — — — — — — — — — — —		
$- ADC1_P[9] ADC_1 I$		
PD[6] PCR[54] AF0 GPIO[54] SIUL I I Tristate 47	69	83
AF1 — — — — — — AF2 — — — — — — — — — — — — — — — — — — —		
$- ADC0_P[10] ADC_0 I \\ - ADC1_P[10] ADC_1 I$		
PD[7] PCR[55] AF0 GPIO[55] SIUL I I Tristate 48	70	84
AF1 — — — — — — AF2 — — — — — — — — — — — — — — — — — — —		
$- ADC1_P[11] ADC_1 I$		
PD[8] PCR[56] AF0 GPIO[56] SIUL I I Tristate 49	71	87
AF1 — — — — — — — AF2 — — — — — — — — — — — — — — — — — — —		
$- ADC1_P[12] ADC_1 I$		
PD[9] PCR[57] AF0 GPIO[57] SIUL I I Tristate 56	78	94
AF1 — — — — — — AF2 — — — — — — — — — — — — — — — — — — —		
$- ADC1_P[13] ADC_1 I$		
PD[10] PCR[58] AF0 GPIO[58] SIUL I I Tristate 57	79	95
AF1 — — — — — — AF2 — — — — — — — — — — — — — — — — — — —		
$- ADC1_P[14] ADC_1 I$		
PD[11] PCR[59] AF0 GPIO[59] SIUL I I Tristate 58	80	96
AF1 — — — — — — — — — — — — — — — — — — —		
- ADC1_P[15] ADC_1 I		
PD[12] PCR[60] AF0 GPIO[60] SIUL I/O J Tristate —	-	100
AF1 CS5_0 DSPI_0 O AF2 E0UC[24] eMIOS_0 I/O		
AF3 — — — — — — — — — — — — — — — — — — —		



## 3.2.3 NVUSRO[WATCHDOG\_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG\_EN bit value. Table 7 shows how NVUSRO[WATCHDOG\_EN] controls the device configuration.

Value <sup>2</sup>	Description
0	Disable after reset
1	Enable after reset

### Table 7. WATCHDOG\_EN field description<sup>1</sup>

<sup>1</sup> See the MPC5606BK Microcontroller Reference Manual for more information on the NVUSRO register.

<sup>2</sup> The default manufacturing value is '1'. This value can be programmed by the customer in Shadow Flash.

## 3.3 Absolute maximum ratings

### Table 8. Absolute maximum ratings

Symbol		Decomptor	Conditions	Va	Unit	
Symbo	1	Farameter	Conditions	Min	Max	Unit
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	0	V
V <sub>DD</sub>	SR	Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	_	-0.3	6.0	V
V <sub>SS_LV</sub>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	V
V <sub>DD_BV</sub>	SR	Voltage on VDD_BV pin (regulator supply) with	—	-0.3	6.0	V
		respect to ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	-0.3	V <sub>DD</sub> + 0.3	
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> – 0.1	V <sub>SS</sub> + 0.1	V
V <sub>DD_ADC</sub>	DC SR Voltage on VDD_HV_ADC0, VDD_HV_ADC1		—	-0.3	6.0	V
		(ADC reference) with respect to ground ( $v_{SS}$ )	Relative to V <sub>DD</sub>	$V_{DD}-0.3$	V <sub>DD</sub> + 0.3	
V <sub>IN</sub>	SR	Voltage on any GPIO pin with respect to	—	-0.3	6.0	V
		(ground (v <sub>SS</sub> )	Relative to V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition	—	-10	10	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	
I <sub>AVGSEG</sub>	SR	Sum of all the static I/O current within a supply segment	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	70	mA
			V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	64	
T <sub>STORAGE</sub>	SR	Storage temperature	—	-55	150	°C



Symbol		C	C	c	c	c	C	C	с	Parameter	Conditions <sup>2</sup>	Pin count	Value			Unit
		•		Conditions	i ili oculit	Min	Тур	Max	Onic							
$R_{\thetaJC}$	СС		Thermal resistance,	Single-layer board — 1s	100	_	_	23	°C/W							
	junction-to-case <sup>3</sup>		144	_	_	23										
				176			23									
				Four-layer board — 2s2p	100			19.8								
					144			19.2								
					176	_	—	18.8								

Table 11. LQFP thermal characteristics <sup>1</sup>	(continued)
---	-------------

<sup>1</sup> Thermal characteristics are targets based on simulation.

<sup>2</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to 125 °C.

- <sup>3</sup> Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R<sub>thJA</sub> and R<sub>thJMA</sub>.
- <sup>4</sup> Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R<sub>th.IB</sub>.
- <sup>5</sup> Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as R<sub>thJC</sub>.

### 3.5.3 Power considerations

The average chip-junction temperature, T<sub>J</sub>, in degrees Celsius, may be calculated using Equation 1:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA})$$
 Eqn. 1

Where:

 $T_A$  is the ambient temperature in °C.

 $R_{\theta JA}$  is the package junction-to-ambient thermal resistance, in °C/W.

 $P_D$  is the sum of  $P_{INT}$  and  $P_{I/O} (P_D = P_{INT} + P_{I/O})$ .

P<sub>INT</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in watts. This is the chip internal power.

 $P_{I/O}$  represents the power dissipation on input and output pins; user determined.

Most of the time for the applications,  $P_{I/O} < P_{INT}$  and may be neglected. On the other hand,  $P_{I/O}$  may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is given by:

Therefore, solving equations 1 and 2:

$$K = P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$$
 Eqn. 3

Where:



Symbol		<u>ر</u>	Paramotor	Conditions <sup>1</sup>			Unit		
Synn	100	C	Farameter		Conditions	Min	Тур	Max	Onit
V <sub>OH</sub>	CC	Ρ	Output high level SLOW configuration	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)	0.8V <sub>DD</sub>	_	—	V
		С			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	V <sub>DD</sub> - 0.8	_	_	
V <sub>OL</sub>	СС	Ρ	Output low level SLOW configuration	Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 (recommended)		_	0.1V <sub>DD</sub>	V
		С			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $PAD3V5V = 1^2$		_	0.1V <sub>DD</sub>	
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1 (recommended)	—	_	0.5	

Table 14. SLOW	configuration	output buffer	electrical	characteristics
	Janadon	output Nullo	0100111041	

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified
<sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

	Table 15.	MEDIUM config	guration outpu	ut buffer elec	trical characteristics
--	-----------	---------------	----------------	----------------	------------------------

Symbol C		C	Parameter	Parameter Conditions <sup>1</sup>		V	Unit		
Cym		Ŭ	i didileter		Conditions	Min	Тур	Мах	onne
V <sub>OH</sub>	СС	С	Output high level MEDIUM configuration	Push Pull	I <sub>OH</sub> = -3.8 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>	—	_	V
		Ρ			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V <sub>DD</sub>	_		
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^2$	0.8V <sub>DD</sub>	—	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V <sub>DD</sub> – 0.8	_	_	
		С			I <sub>OH</sub> = −100 μA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>			



Symbol		<u>ر</u>	Parameter	Conditions <sup>1</sup>		Unit		
		C	Falameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4	—	0.35V <sub>DD</sub>	V
V <sub>HYS</sub>	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V <sub>DD</sub>	_	_	V
V <sub>OL</sub>	СС	Ρ	Output low level	Push Pull, $I_{OL} = 2 \text{ mA}$ , V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_		0.1V <sub>DD</sub>	V
				Push Pull, I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>2</sup>	_	—	0.1V <sub>DD</sub>	
				Push Pull, $I_{OL} = 1 \text{ mA}$ , V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	
T <sub>tr</sub>	СС	D	Output transition time output pin <sup>3</sup> MEDIUM configuration	C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	—	10	ns
				C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	—	20	
				C <sub>L</sub> = 100 pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	—	40	
				C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	12	
				C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	—	25	
				C <sub>L</sub> = 100 pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	—	40	
W <sub>FRST</sub>	SR	Ρ	RESET input filtered pulse	—			40	ns
W <sub>NFRST</sub>	SR	Ρ	RESET input not filtered pulse	—	1000	—	_	ns
I <sub>WPU</sub>	СС	Ρ	Weak pull-up current absolute	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	10	—	150	μA
			value	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	10	—	150	
				$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^4$	10	—	250	

Table 21.	Reset electrical	characteristics	(continued)	١
		onaraotoristios	(oonunaca)	,

 $^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to the MC\_RGM chapter of the MPC5606BK Microcontroller Reference Manual).

<sup>3</sup> C<sub>L</sub> includes device and package capacitance (C<sub>PKG</sub> < 5 pF). <sup>4</sup> The configuration PAD3V5 = 1 when  $V_{DD}$  = 5 V is only transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.



Each decoupling capacitor must be placed between each of the three  $V_{DD_LV}/V_{SS_LV}$  supply pairs to ensure stable voltage (see Section 3.4, Recommended operating conditions).

The internal voltage regulator requires controlled slew rate of  $V_{DD}/V_{DD_BV}$  as described in Figure 9.



Figure 9.  $V_{DD}$  and  $V_{DD BV}$  maximum slope

When STANDBY mode is used, further constraints apply to the  $V_{DD}/V_{DD_BV}$  in order to guarantee correct regulator functionality during STANDBY exit. This is described in Figure 10.

STANDBY regulator constraints should normally be guaranteed by implementing equivalent of  $C_{STDBY}$  capacitance on application board (capacitance and ESR typical values), but would actually depend on the exact characteristics of the application's external regulator.



## 3.9 Power consumption in different application modes

Table 24 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Symbo		~	Parameter	Conditions <sup>2</sup>		Value			Unit
Symbo	1	C	Faiametei	Condition	115	Min	Тур	Max	Onit
I <sub>DDMAX</sub> <sup>3</sup>	СС	С	RUN mode maximum average current	_		—	81	130 <sup>4</sup>	mA
I <sub>DDRUN</sub> 5	СС	Т	RUN mode typical average	f <sub>CPU</sub> = 8 MHz		—	12		mA
		Т	current	f <sub>CPU</sub> = 16 MHz		_	27	_	
		С		f <sub>CPU</sub> = 32 MHz		—	40	_	
		Ρ		f <sub>CPU</sub> = 48 MHz		_	54	95	
		Ρ		f <sub>CPU</sub> = 64 MHz		—	67	120	
IDDHALT	СС	С	HALT mode current <sup>7</sup>	Slow internal RC	T <sub>A</sub> = 25 °C	—	10	15	mA
		Ρ		running	T <sub>A</sub> = 125 °C	—	15	28	
I <sub>DDSTOP</sub>	СС	Ρ	STOP mode current <sup>8</sup>	Slow internal RC	T <sub>A</sub> = 25 °C	—	130	500	μΑ
		D		oscillator (128 kHz) running	T <sub>A</sub> = 55 °C	—	180	_	
		D		3	T <sub>A</sub> = 85 °C	—	1	5	mA
		D			T <sub>A</sub> = 105 °C	—	3	9	
		Ρ			T <sub>A</sub> = 125 °C	—	5	14	
I <sub>DDSTDBY2</sub>	СС	Ρ	STANDBY2 mode current <sup>9</sup>	Slow internal RC	T <sub>A</sub> = 25 °C	_	17	80	μΑ
		С		oscillator (128 kHz)	T <sub>A</sub> = 55 °C	—	30	_	
		С			T <sub>A</sub> = 85 °C	_	110	_	
		С			T <sub>A</sub> = 105 °C	—	280	950	
		С			T <sub>A</sub> = 125 °C		460	1700	
I <sub>DDSTDBY1</sub>	СС	С	STANDBY1 mode current <sup>10</sup>	Slow internal RC	T <sub>A</sub> = 25 °C	_	12	50	μΑ
		С		oscillator (128 kHz) running	T <sub>A</sub> = 55 °C	—	24	_	
		С			T <sub>A</sub> = 85 °C	—	48	_	
		С			T <sub>A</sub> = 105 °C	_	150	500	
		С			T <sub>A</sub> = 125 °C	—	260	_	

### Table 24. Electrical characteristics in different application modes<sup>1</sup>

<sup>1</sup> Except for I<sub>DDMAX</sub>, all consumptions in this table apply to V<sub>DD BV</sub> only and do not include V<sub>DD HV</sub>.

<sup>2</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>3</sup> Running consumption is given on voltage regulator supply (V<sub>DDREG</sub>). I<sub>DDMAX</sub> is composed of three components: I<sub>DDMAX</sub> = I<sub>DD</sub>(V<sub>DD\_BV</sub>) + I<sub>DD</sub>(V<sub>DD\_HV</sub>) + I<sub>DD</sub>(V<sub>DD\_HV\_ADC</sub>). It does not include a fourth component linked to I/Os toggling which is **highly** dependent on the application. The given value is thought to be a **worst case value** (64 MHz at 125 °C) with all peripherals running, and code fetched from code flash while modify operation on-going on data flash. Note that this value can be significantly reduced by the application: switch off unused peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.



- <sup>1</sup> Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
- <sup>2</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
- <sup>3</sup> The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- <sup>4</sup> Actual hardware programming times. This does not include software overhead.

Symbo	Symbol		Paramotor	Conditions		Value		Unit
Symbo	1		Faiametei	Conditions	Min	Тур	Max	Onit
P/E	CC	С	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T <sub>J</sub> )	_	100000			cycles
P/E	CC	С	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T <sub>J</sub> )	_	10000	100000	—	cycles
P/E	CC	С	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T <sub>J</sub> )	_	1000	100000	_	cycles
Retention	CC	С	Minimum data retention at 85 °C average ambient	Blocks with 0–1,000 P/E cycles	20	_	_	years
			temperature'	Blocks with 1,001–10,000 P/E cycles	10	_	_	years
				Blocks with 10,001–100,000 P/E cycles	5	_	_	years

### Table 26. Flash module life

<sup>1</sup> Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 27. Flash read access timing

Symbol		С	Parameter	Conditions <sup>1</sup>	Max	Unit
f <sub>READ</sub>	CC	Ρ	Maximum frequency for Flash reading	2 wait states	64	MHz
		С		1 wait state	40	
		С		0 wait states	20	

 $^1~V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

### 3.10.2 Flash power supply DC characteristics

Table 28 shows the power supply DC characteristics on external supply.





Figure 16. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol		c	Parameter Conditions <sup>1</sup>		Unit				
Cymbol		Ŭ	r urumotor	Conditione	Min	Тур	Мах		
f <sub>SXOSC</sub>	SR		Slow external crystal oscillator frequency	_	32	32.768	40	kHz	
V <sub>SXOSC</sub>	СС	Т	Oscillation amplitude	_	_	2.1	_	V	
I <sub>SXOSCBIAS</sub>	СС	Т	Oscillation bias current	_		2.5		μA	
I <sub>SXOSC</sub>	СС	Т	Slow external crystal oscillator consumption	_	—	—	8	μA	
T <sub>SXOSCSU</sub>	СС	Т	Slow external crystal oscillator start-up time	_	_	—	2 <sup>2</sup>	S	

Table 36. Slow external of	rystal oscillator	(32 kHz) electrical	characteristics
----------------------------	-------------------	---------------------	-----------------

V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified
Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

#### 3.14 **FMPLL** electrical characteristics

The device provides a frequency modulated phase locked loop (FMPLL) module to generate a fast system clock from the FXOSC or FIRC sources.

Table 37.	FMPLL	electrical	characteristics
-----------	-------	------------	-----------------

Symbol		C	Parameter	Conditions <sup>1</sup>	Value			Unit
Cynib	Symbol C Parameter		r arameter	Conditions	Min	Тур	Max	onne
f <sub>PLLIN</sub>	SR	—	FMPLL reference clock <sup>2</sup>	—	4		64	MHz
$\Delta_{PLLIN}$	SR		FMPLL reference clock duty cycle <sup>2</sup>	_	40	—	60	%



Symbol		C	Parameter	Conditions <sup>1</sup>	Value			Unit
Symbo	,	C	Falancie	Conditions	Min	Тур	Max	Unit
f <sub>PLLOUT</sub>	СС	Ρ	FMPLL output clock frequency	_	16	_	64	MHz
f <sub>VCO</sub> <sup>3</sup>	СС	Ρ	VCO frequency without frequency modulation	_	256	_	512	MHz
		Ρ	VCO frequency with frequency modulation	_	245.76	_	532.48	
f <sub>CPU</sub>	SR		System clock frequency	_	—	_	64 <sup>4</sup>	MHz
f <sub>FREE</sub>	СС	Ρ	Free-running frequency	_	20	_	150	MHz
t <sub>LOCK</sub>	СС	Ρ	FMPLL lock time	Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)		40	100	μs
$\Delta t_{STJIT}$	СС		FMPLL short term jitter <sup>5</sup>	f <sub>sys</sub> maximum	-4	_	4	%
$\Delta t_{LTJIT}$	СС	—	FMPLL long term jitter	f <sub>PLLCLK</sub> at 64 MHz, 4000 cycles	—	_	10	ns
I <sub>PLL</sub>	СС	С	FMPLL consumption	T <sub>A</sub> = 25 °C	—		4	mA

Table 37. FMPLL	electrical	characteristics	(continued)	

<sup>1</sup> V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify  $f_{PLLIN}$  and  $\Delta_{PLLIN}$ .

<sup>3</sup> Frequency modulation is considered  $\pm 4\%$ .

 $^4~$  f\_{CPU} 64 MHz can be achieved only at up to 105 °C.

<sup>5</sup> Short term jitter is measured on the clock rising edge at cycle n and n + 4.

## 3.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz main internal RC oscillator. This is used as the default clock at the power-up of the device.

### Table 38. Fast internal RC oscillator (16 MHz) electrical characteristics

Symbol		C	Parameter	Conditions <sup>1</sup>		Value			Unit
Symbol		C	r ai ainetei		manions	Min	Тур	Max	Onit
f <sub>FIRC</sub>	СС	Ρ	Fast internal RC oscillator high	T <sub>A</sub> = 25 °C, <sup>•</sup>	trimmed	_	16		MHz
	SR		frequency			12		20	
I <sub>FIRCRUN</sub> 2,	СС	Т	Fast internal RC oscillator high frequency current in running mode	T <sub>A</sub> = 25 °C, <sup>•</sup>	trimmed		_	200	μA
I <sub>FIRCPWD</sub>	СС	D	Fast internal RC oscillator high frequency current in power down mode	T <sub>A</sub> = 25 °C		_	_	10	μA
IFIRCSTOP	СС	Т	Fast internal RC oscillator high	T <sub>A</sub> = 25 °C	sysclk = off		500		μΑ
			frequency and system clock current in stop mode		sysclk = 2 MHz	_	600	_	
					sysclk = 4 MHz	_	700	_	
					sysclk = 8 MHz		900		
					sysclk = 16 MHz		1250		



## 3.17 ADC electrical characteristics

## 3.17.1 Introduction

The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).



Figure 17. ADC\_0 characteristic and error definitions

### 3.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as



Figure 21. Spectral representation of input signal

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $T_C$ ). Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $T_S$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on  $C_S$ :

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

ADC_0 (10-bit)	Eqn. 12
$C_F > 2048 \bullet C_S$	

ADC\_1 (12-bit)  
$$C_F > 8192 \bullet C_S$$

Egn. 11

Eqn. 13





Figure 22. ADC\_1 characteristic and error definitions

Table 42. ADC	1	conversion	characteristics	(12-bit	ADC_	1)
_				•	_	- /

Symbol	1	C Parameter Conditions <sup>1</sup>			Value			
Gymbol	I	Ŭ	i arameter	Conditions	Min	Тур	Max	0.111
V <sub>SS_ADC1</sub>	SR	—	Voltage on VSS_HV_ADC1 (ADC_1 reference) pin with respect to ground (V <sub>SS</sub> ) <sup>2</sup>	_	-0.1	—	0.1	V
V <sub>DD_ADC1</sub>	SR	—	Voltage on VDD_HV_ADC1 pin (ADC_1 reference) with respect to ground (V <sub>SS</sub> )	_	V <sub>DD</sub> – 0.1	—	V <sub>DD</sub> + 0.1	V



Symbol		<u>د</u>	Parameter Conditions <sup>1</sup>			Value			
Symbol		C	Faiametei	Conditions	Min	Тур	Max	Unit	
V <sub>AINx</sub>	SR	—	Analog input voltage <sup>3</sup>	_	V <sub>SS_ADC1</sub> - 0.1	—	V <sub>DD_ADC1</sub> + 0.1	V	
I <sub>ADC1pwd</sub>	SR		ADC_1 consumption in power down mode	_	_	—	50	μA	
I <sub>ADC1run</sub>	SR	—	ADC_1 consumption in running mode	_	—	—	6	mA	
f <sub>ADC1</sub>	SR	_	ADC_1 analog frequency	V <sub>DD</sub> = 3.3 V	3.33	—	20 + 4%	MHz	
				V <sub>DD</sub> = 5 V	3.33	-	32 + 4%		
t <sub>ADC1_PU</sub>	SR	—	ADC_1 power up delay	_	—	—	1.5	μs	
t <sub>ADC1_S</sub>	СС	Т	Sample time <sup>4</sup> VDD = 3.3 V	f <sub>ADC1</sub> = 20 MHz, ADC1_conf_sample_input = 12	600	-		ns	
			Sample time <sup>4</sup> VDD = 5.0 V	f <sub>ADC1</sub> = 32 MHz, ADC1_conf_sample_input = 17	500	—	_		
			Sample time <sup>4</sup> VDD = 3.3 V	f <sub>ADC1</sub> = 3.33 MHz, ADC1_conf_sample_input = 255	—	—	76.2	μs	
			Sample time <sup>4</sup> VDD = 5.0 V	f <sub>ADC1</sub> = 3.33 MHz, ADC1_conf_sample_input = 255	—	—	76.2		
t <sub>ADC1_C</sub>	СС	Ρ	Conversion time <sup>5</sup> VDD = 3.3 V	f <sub>ADC1</sub> = 20MHz, ADC1_conf_comp = 0	2.4	—	—	μs	
			Conversion time <sup>5</sup> VDD = 5.0 V	f <sub>ADC 1</sub> = 32 MHz, ADC1_conf_comp = 0	1.5	—	—	μs	
			Conversion time <sup>5</sup> VDD = 3.3 V	f <sub>ADC 1</sub> = 13.33 MHz, ADC1_conf_comp = 0	—	—	3.6	μs	
			Conversion time <sup>5</sup> VDD = 5.0 V	f <sub>ADC1</sub> = 13.33 MHz, ADC1_conf_comp = 0	—	—	3.6	μs	
$\Delta_{ADC1\_SYS}$	SR	_	ADC_1 digital clock duty cycle	ADCLKSEL = 1 <sup>6</sup>	45	—	55	%	
C <sub>S</sub>	СС	D	ADC_1 input sampling capacitance	_		—	5	pF	
C <sub>P1</sub>	СС	D	ADC_1 input pin capacitance 1	_	—	—	3	pF	
C <sub>P2</sub>	СС	D	ADC_1 input pin capacitance 2	—	—	—	1	pF	
C <sub>P3</sub>	СС	D	ADC_1 input pin capacitance 3	—	—	—	1.5	pF	
R <sub>SW1</sub>	СС	D	Internal resistance of analog source	_	—	-	1	kΩ	
R <sub>SW2</sub>	СС	D	Internal resistance of analog source	_	—	—	2	kΩ	
R <sub>AD</sub>	СС	D	Internal resistance of analog source	_		—	0.3	kΩ	

### Table 42. ADC\_1 conversion characteristics (12-bit ADC\_1) (continued)





Note: Numbers shown reference Table 44.





Note: Numbers shown reference Table 44.





# 4 Package characteristics

4.1 Package mechanical data

## 4.1.1 176 LQFP



Figure 33. 176 LQFP package mechanical drawing (Part 1 of 3)



	NOTES:									
	1. DIMENSI PROTRI MOLD I	ONS D1 JSION IS MISMAT(	AND E1 D 5 0.25MM CH AND AF	O NO PER S RE DE	OT INCLUDE SIDE. DIMEN TERMINED A	MOLD SIONS AT DAT	PROTRUSIO D1 AND E UM PLANE	ON. ALLO 1 DO INC DATUM	WABLE LUDE H.	
	2. DIMENS ALLOW, EXCEEL DAMBA BETWEN PITCH	ION 6 E ABLE D/ D THE N R CAN EN PRO PACKAC	OES NOT I AMBAR PRO IAXIMUM 5 NOT BE LO TRUSION A SES.	INCLUI DTRUS DIME DCATE ND At	DE DAMBAR SION SHALL NSION BY M D ON THE N ADJACEN	? PROT NOT ( MORE - LOWER T LEAD	RUSION. D. CAUSE THE IHEN 0.08N RADIUS C ) IS 0.07MI	AMBAR F LEAD W IM. R THE F M FOR O	ROTRUS IDTH TC OOT. M .4MM A	SION. D INIMUM ND 0.5MM
DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX	DIM	MIN	NOM MAX
Α			1.6	L1		1 REF				
A1	0.05		0.15	R1	0.08					
A2	1.35	1.4	1.45	R2	0.08		0.2			
b	0.17	0.22	0.27	S	С	).2 REF	-			
b1	0.17	0.2	0.23	θ	0°	3.5°	7 <b>°</b>			
с	0.09		0.2	θ1	0°					
c1	0.09		0.16	θ2	11 <b>°</b>	12°	13 <b>°</b>			
D		26 BSC	:	θ3	11°	12°	13 <b>°</b>			
D1		24 BSC	:							
е		0.5 BS(	)							
E		26 BSC								
E1		24 BSC	:				IMENSION			
E1 L	0.45	24 BSC 0.6	0.75		UNIT	D	IMENSION TOLERANC	AND ES	REFER	ANCE DOCUMENT

Figure 35. 176 LQFP package mechanical drawing (Part 3 of 3)





Figure 37. 144 LQFP package mechanical drawing (Part 2 of 2)



# 5 Ordering information



Note: Not all options are available on all devices.

Figure 41. Commercial product code structure



#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address:freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, inc. Reg. U.S. Pat. & Tm. Off. the power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2015-2016. All rights reserved.

Document Number: MPC5606B Rev. 4 02/2016



