



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	H8S/2600
Core Size	16-Bit
Speed	25MHz
Connectivity	I ² C, IrDA, SCI, SmartCard
Peripherals	DMA, POR, PWM, WDT
Number of I/O	73
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 4x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	120-TQFP
Supplier Device Package	120-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2633te25v

Item	Page	Revision (See Manual for Details)
24.1 Overview	1019	Figure amended
Figure 24.1 (a) Mode Transition Diagram (H8S/2633 Group, H8S/2633R)		<pre> graph TD subgraph "Program execution state" HS[High-speed mode (main clock)] MS[Medium-speed mode (main clock)] HS -- "SCK2 to SCK0 = 0" --> MS MS -- "SCK2 to SCK0 ≠ 0" --> HS end SLEEP[SLEEP command] INT[Any interrupt] EXINT[External interrupt*³] SWSTBY[Software standby mode] SSBY0["SSBY = 0, LS0N = 0"] SSBY1["SSBY = 1, PSS = 0, LS0N = 0"] HS -- SLEEP --> SSBY0 HS -- INT --> SSBY0 HS -- EXINT --> SSBY0 HS -- SWSTBY --> SSBY1 MS -- SLEEP --> SSBY0 MS -- INT --> SSBY0 MS -- EXINT --> SSBY0 MS -- SWSTBY --> SSBY1 </pre> <p>This diagram illustrates the mode transition logic for the H8S/2633 Group. It shows two main states: High-speed mode (main clock) and Medium-speed mode (main clock). Transitions between these modes are triggered by SCK2 changes. From High-speed mode, a SLEEP command or an interrupt (any, external, or software) can enter Sleep mode (main clock) or Software standby mode. From Medium-speed mode, similar triggers can also lead to the same sleep modes.</p>
Figure 24.1 (b) Mode Transition Diagram (H8S/2695)	1020	Figure amended
		<pre> graph TD subgraph "Program execution state" HS[High-speed mode (main clock)] MS[Medium-speed mode (main clock)] HS -- "SCK2 to SCK0 = 0" --> MS MS -- "SCK2 to SCK0 ≠ 0" --> HS end SLEEP[SLEEP command] INT[Any interrupt] EXINT[External interrupt*] SWSTBY[Software standby mode] SSBY0["SSBY = 0"] SSBY1["SSBY = 1, PSS = 0"] HS -- SLEEP --> SSBY0 HS -- INT --> SSBY0 HS -- EXINT --> SSBY0 HS -- SWSTBY --> SSBY1 MS -- SLEEP --> SSBY0 MS -- INT --> SSBY0 MS -- EXINT --> SSBY0 MS -- SWSTBY --> SSBY1 </pre> <p>This diagram illustrates the mode transition logic for the H8S/2695. The transition logic is identical to Figure 24.1 (a), showing the same states and transitions between High-speed and Medium-speed modes based on SCK2 changes, and the resulting sleep modes (Sleep mode or Software standby mode) triggered by SLEEP commands or various interrupt types.</p>
24.8.3 Notes	1041	Description amended
		<p>(2) Current Consumption when Waiting for Oscillation Stabilization The current consumption increases during stabilization of oscillation.</p>
24.10.3 Usage Notes	—	Description deleted
24.13 Usage Notes	1046	Newly added

10B.6.1	Overview	492
10B.6.2	Register Configuration.....	493
10B.6.3	Pin Functions	493
10B.7	Port A	494
10B.7.1	Overview	494
10B.7.2	Register Configuration.....	495
10B.7.3	Pin Functions	498
10B.7.4	MOS Input Pull-Up Function	501
10B.8	Port B	502
10B.8.1	Overview	502
10B.8.2	Register Configuration.....	503
10B.8.3	Pin Functions	506
10B.8.4	MOS Input Pull-Up Function	515
10B.9	Port C	516
10B.9.1	Overview	516
10B.9.2	Register Configuration.....	517
10B.9.3	Pin Functions for Each Mode	520
10B.9.4	MOS Input Pull-Up Function	522
10B.10	Port D	523
10B.10.1	Overview	523
10B.10.2	Register Configuration.....	524
10B.10.3	Pin Functions for Each Mode	526
10B.10.4	MOS Input Pull-Up Function	527
10B.11	Port E	528
10B.11.1	Overview	528
10B.11.2	Register Configuration.....	529
10B.11.3	Pin Functions for Each Mode	531
10B.11.4	MOS Input Pull-Up Function	532
10B.12	Port F	533
10B.12.1	Overview	533
10B.12.2	Register Configuration.....	534
10B.12.3	Pin Functions	536
10B.13	Port G	538
10B.13.1	Overview	538
10B.13.2	Register Configuration.....	539
10B.13.3	Pin Functions	541
Section 11	16-Bit Timer Pulse Unit (TPU).....	543
11.1	Overview	543
11.1.1	Features.....	543

Pin No.		Pin Name			
TFP-120	FP-128B	Mode 4	Mode 5	Mode 6	Mode 7
24	28	PA3/A19/SCK2	PA3/A19/SCK2	PA3/A19/SCK2	PA3/SCK2
25	29	VSS	VSS	VSS	VSS
26	30	P10/PO8/TIOCA0/ DACK0/A20	P10/PO8/TIOCA0/ DACK0/A20	P10/PO8/TIOCA0/ DACK0/A20	P10/PO8/TIOCA0/ DACK0
27	31	P11/PO9/TIOCB0/ DACK1/A21	P11/PO9/TIOCB0/ DACK1/A21	P11/PO9/TIOCB0/ DACK1/A21	P11/PO9/TIOCB0/ DACK1
28	32	P12/PO10/TIOPCC0/ TCLKA/A22	P12/PO10/TIOPCC0/ TCLKA/A22	P12/PO10/TIOPCC0/ TCLKA/A22	P12/PO10/TIOPCC0/ TCLKA
29	33	P13/PO11/TIOPCD0/ TCLKB/A23	P13/PO11/TIOPCD0/ TCLKB/A23	P13/PO11/TIOPCD0/ TCLKB/A23	P13/PO11/TIOPCD0/ TCLKB
30	34	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0	P14/PO12/TIOCA1/ IRQ0
—	35	NC ^{*1}	NC ^{*1}	NC ^{*1}	NC ^{*1}
—	36	NC ^{*1}	NC ^{*1}	NC ^{*1}	NC ^{*1}
31	37	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC	P15/PO13/TIOCB1/ TCLKC
32	38	P16/PO14/TIOCA2/ PWM2/IRQ1	P16/PO14/TIOCA2/ PWM2/IRQ1	P16/PO14/TIOCA2/ PWM2/IRQ1	P16/PO14/TIOCA2/ PWM2/IRQ1
33	39	P17/PO15/TIOCB2/ PWM3/TCLKD	P17/PO15/TIOCB2/ PWM3/TCLKD	P17/PO15/TIOCB2/ PWM3/TCLKD	P17/PO15/TIOCB2/ PWM3/TCLKD
34	40	PE0/D0	PE0/D0	PE0/D0	PE0
35	41	PE1/D1	PE1/D1	PE1/D1	PE1
36	42	PE2/D2	PE2/D2	PE2/D2	PE2
37	43	PE3/D3	PE3/D3	PE3/D3	PE3
38	44	PE4/D4	PE4/D4	PE4/D4	PE4
39	45	PE5/D5	PE5/D5	PE5/D5	PE5
40	46	PE6/D6	PE6/D6	PE6/D6	PE6
41	47	PE7/D7	PE7/D7	PE7/D7	PE7
42	48	VSS	VSS	VSS	VSS
43	49	D8	D8	D8	PD0
44	50	PVCC1	PVCC1	PVCC1	PVCC1
45	51	D9	D9	D9	PD1
46	52	D10	D10	D10	PD2
47	53	D11	D11	D11	PD3

	Bit 7	Bit 6	Bit 5	Bit 4	
Channel	IOB3	IOB2	IOB1	IOB0	Description
1	0	0	0	0	TGR1B is output compare register
				1	Output disabled Initial output is 0 output
			1	0	1 output at compare match
				1	Toggle output at compare match
	1	0	0		Output disabled
				1	Initial output is 1 output
		1	0		1 output at compare match
				1	Toggle output at compare match
1	0	0	0	0	TGR1B is input capture register
				1	Capture input source is TIOCB1 pin
			1	*	Input capture at rising edge Input capture at falling edge Input capture at both edges
	1	*	*	*	Capture input source is TGR0C compare match/ input capture
					Input capture at generation of TGR0C compare match/input capture

*: Don't care

	Bit 7	Bit 6	Bit 5	Bit 4	
Channel	IOB3	IOB2	IOB1	IOB0	Description
2	0	0	0	0	TGR2B is output compare register
				1	Output disabled Initial output is 0 output
			1	0	1 output at compare match
				1	Toggle output at compare match
	1	0	0		Output disabled
				1	Initial output is 1 output
		1	0		1 output at compare match
				1	Toggle output at compare match
1	*	0	0	0	TGR2B is input capture register
				1	Capture input source is TIOCB2 pin
			1	*	Input capture at rising edge Input capture at falling edge Input capture at both edges

*: Don't care

Contention between TGR Write and Input Capture: If the input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 11.54 shows the timing in this case.




Figure 11.54 Contention between TGR Write and Input Capture

NDERL Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or disable pulse output on a bit-by-bit basis. However, the H8S/2633 Group has no output pins corresponding to NDRL.

Bits 7 to 0

NDER7 to NDER0	Description
0	Pulse outputs PO7 to PO0 are disabled (NDR7 to NDR0 are not transferred to POD7 to POD0) (Initial value)
1	Pulse outputs PO7 to PO0 are enabled (NDR7 to NDR0 are transferred to POD7 to POD0)

12.2.2 Output Data Registers H and L (PODRH, PODRL)

PODRH

Bit	7	6	5	4	3	2	1	0
	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8
Initial value :	0	0	0	0	0	0	0	0

R/W : R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)*

PODRL

Bit	7	6	5	4	3	2	1	0
	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
Initial value :	0	0	0	0	0	0	0	0

R/W : R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)* R/(W)*

Note: * A bit that has been set for pulse output by NDER is read-only.

PODRH and PODRL are 8-bit readable/writable registers that store output data for use in pulse output. However, the H8S/2633 Group has no pins corresponding to PODRL.

Table 16.5 shows the maximum bit rate for each frequency in asynchronous mode. Tables 16.6 and 16.7 show the maximum bit rates with external clock input.

Table 16.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

ϕ (MHz)	Maximum Bit Rate (bit/s)	n	N
2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0
12	375000	0	0
12.288	384000	0	0
14	437500	0	0
14.7456	460800	0	0
16	500000	0	0
17.2032	537600	0	0
18	562500	0	0
19.6608	614400	0	0
20	625000	0	0
25	781250	0	0
28	875000	0	0

In serial reception, the SCI operates as described below.

- [1] The SCI monitors the transmission line, and if a 0 stop bit is detected, performs internal synchronization and starts reception.
- [2] The received data is stored in RSR in LSB-to-MSB order.
- [3] The parity bit and stop bit are received.

After receiving these bits, the SCI carries out the following checks.

[a] Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the parity (even or odd) set in the O/E bit in SMR.

[b] Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

[c] Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data can be transferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive data is stored in RDR.

If a receive error* is detected in the error check, the operation is as shown in table 16.11.

Note: * Subsequent receive operations cannot be performed when a receive error has occurred.

Also note that the RDRF flag is not set to 1 in reception, and so the error flags must be cleared to 0.

- [4] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data full interrupt (RXI) request is generated.
Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes to 1, a receive error interrupt (ERI) request is generated.

As per the standard, the High pulse width is a minimum of $1.41\text{ }\mu\text{s}$, the maximum is $(3/16 + 2.5\%) \times \text{bit rate}$, or $(3/16 \times \text{bit rate}) + 1.08\text{ }\mu\text{s}$. With a 20MHz system clock ϕ , the minimum High pulse width can be set to $1.6\text{ }\mu\text{s}$, which is greater than the $1.41\text{ }\mu\text{s}$ required by the standard.

When the value of the serial data is “1”, no pulse is output.




Figure 16.22 IrDA Transmit and Receive Operations


(2) Receiving

When receiving, the IR frame data is converted into UART frames by the IrDA interface and input to the SCI.

When a High pulse is detected, “0” is output. If there is no pulse for the duration of 1 bit, “1” is output. Pulses of less than the minimum pulse width of $1.41\text{ }\mu\text{s}$ are also recognized as “0” data.

(3) Selecting High Pulse Width

Table 16.12 shows the settings of IrCKS2 to IrCKS0 (for the minimum pulse width), at various LSI operating frequencies, and various bit rates to set the pulse width when transmitting with a pulse width less than 3/16ths of the bit rate.



- [1] Select slave receive mode
- [2] Wait for the first byte to be received (slave address)
- [3] Start receiving. The first read is a dummy read
- [4] Wait for the transfer to end
- [5] Set acknowledge data for the last receive
- [6] Start the last receive
- [7] Wait for the transfer to end
- [8] Read the last receive data

Figure 18.14 Flowchart for Slave Receive Mode (Example)

19.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time t_D after the ADST bit is set to 1, then starts conversion. Figure 19.5 shows the A/D conversion timing. Table 19.4 indicates the A/D conversion time.

As indicated in figure 19.5, the A/D conversion time includes t_D and the input sampling time. The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 19.4.

In scan mode, the values given in table 19.4 apply to the first conversion time. The values given in table 19.5 apply to the second and subsequent conversions. In both cases, set bits CKS1 and CKS0 in ADCR to give a conversion time of at least 10 μ s when $AV_{cc} \geq 4.5$ V, and at least 16 μ s when $AV_{cc} < 4.5$ V.




Figure 19.5 A/D Conversion Timing

Bits 1 and 0—Frequency Multiplication Factor (STC1, STC0): The STC bits specify the frequency multiplication factor of the PLL circuit.

Bit 1	Bit 0	Description	
STC1	STC0		
0	0	$\times 1$	(Initial value)
	1	$\times 2$	
1	0	$\times 4$	
	1	Setting prohibited	

Note: A system clock frequency multiplied by the multiplication factor (STC1 and STC0) should not exceed the maximum operating frequency defined in sections 26 and 27, Electrical Characteristics.

Current consumption and noise can be reduced by using this function's PLL $\times 4$ setting and lowering the external clock frequency.

The input clock frequency is 2 MHz to 25 MHz. With the H8S/2633R and H8S/2695 PLL must be set to use a multiplier of $\times 2$ or $\times 4$ when operating at frequencies of $25 \text{ MHz} < \phi \leq 28 \text{ MHz}$.

23B.3 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock.

23B.3.1 Connecting a Crystal Resonator

Circuit Configuration: A crystal resonator can be connected as shown in the example in figure 23B.2. Select the damping resistance R_d according to table 23B.2. An AT-cut parallel-resonance crystal should be used.




Figure 23B.2 Connection of Crystal Resonator (Example)

26.4 A/D Conversion Characteristics

Table 26.11 lists the A/D conversion characteristics.

Table 26.11 A/D Conversion Characteristics



Conditions: $PV_{CC} = 4.5$ V to 5.5 V, $AV_{CC} = 4.5$ V to 5.5 V, $V_{ref} = 4.5$ V to AV_{CC} ,
 $V_{ss} = AV_{ss} = PLLV_{ss} = 0$ V, $\phi = 2$ to 28 MHz, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$ (regular
specifications), $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (wide-range specifications)

Item	Min	Typ	Max	Unit
Resolution	10	10	10	bits
Conversion time	10	—	—	μs
Analog input capacitance	—	—	20	pF
Permissible signal-source impedance	—	—	5	k Ω
Nonlinearity error	—	—	± 3.5	LSB
Offset error	—	—	± 3.5	LSB
Full-scale error	—	—	± 3.5	LSB
Quantization	—	± 0.5	—	LSB
Absolute accuracy	—	—	± 4.0	LSB

Instruction	Mnemonic	Size	Instruction Format								
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte
ROTR	ROTR.B Rd	B	1	3	8	rd					
	ROTR.B #2, Rd	B	1	3	C	rd					
	ROTR.W Rd	W	1	3	9	rd					
	ROTR.W #2, Rd	W	1	3	D	rd					
	ROTR.L ERd	L	1	3	B	0 erd					
	ROTR.L #2, ERd	L	1	3	F	0 erd					
ROTXL	ROTXL.B Rd	B	1	2	0	rd					
	ROTXL.B #2, Rd	B	1	2	4	rd					
	ROTXL.W Rd	W	1	2	1	rd					
	ROTXL.W #2, Rd	W	1	2	5	rd					
	ROTXL.L ERd	L	1	2	3	0 erd					
	ROTXL.L #2, ERd	L	1	2	7	0 erd					
ROTXR	ROTXR.B Rd	B	1	3	0	rd					
	ROTXR.B #2, Rd	B	1	3	4	rd					
	ROTXR.W Rd	W	1	3	1	rd					
	ROTXR.W #2, Rd	W	1	3	5	rd					
	ROTXR.L ERd	L	1	3	3	0 erd					
	ROTXR.L #2, ERd	L	1	3	7	0 erd					
RTE	RTE	—	5	6	7	0					
RTS	RTS	—	5	4	7	0					
SHAL	SHAL.B Rd	B	1	0	8	rd					
	SHAL.B #2, Rd	B	1	0	C	rd					
	SHAL.W Rd	W	1	0	9	rd					
	SHAL.W #2, Rd	W	1	0	D	rd					
	SHAL.L ERd	L	1	0	B	0 erd					
	SHAL.L #2, ERd	L	1	0	F	0 erd					

Instruction	Mnemonic	Size	Instruction Format							
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte
SHAR	SHAR.B Rd	B	1	8	rd					
	SHAR.B #2, Rd	B	1	1	C	rd				
	SHAR.W Rd	W	1	1	9	rd				
	SHAR.W #2, Rd	W	1	1	D	rd				
	SHAR.L ERd	L	1	1	B	0:erd				
	SHAR.L #2, ERd	L	1	1	F	0:erd				
SHLL	SHLL.B Rd	B	1	0	0	rd				
	SHLL.B #2, Rd	B	1	0	4	rd				
	SHLL.W Rd	W	1	0	1	rd				
	SHLL.W #2, Rd	W	1	0	5	rd				
	SHLL.L ERd	L	1	0	3	0:erd				
	SHLL.L #2, ERd	L	1	0	7	0:erd				
SHLR	SHLR.B Rd	B	1	1	0	rd				
	SHLR.B #2, Rd	B	1	1	4	rd				
	SHLR.W Rd	W	1	1	1	rd				
	SHLR.W #2, Rd	W	1	1	5	rd				
	SHLR.L ERd	L	1	1	3	0:erd				
	SHLR.L #2, ERd	L	1	1	7	0:erd				
SLEEP	SLEEP	-	0	1	8	0				
STC	STC.B CCR,Rd	B	0	2	0	rd				
	STC.B EXR,Rd	B	0	2	1	rd				
	STC.W CCR,@ERd	W	0	1	4	0	6	9	1:erd	0
	STC.W EXR,@ERd	W	0	1	4	1	6	9	1:erd	0
	STC.W CCR,@(d:16,ERd)	W	0	1	4	0	6	F	1:erd	0
	STC.W EXR,@(d:16,ERd)	W	0	1	4	1	6	F	1:erd	0
	STC.W CCR,@(d:32,ERd)	W	0	1	4	0	7	8	0:erd	0
	STC.W EXR,@(d:32,ERd)	W	0	1	4	1	7	8	0:erd	0
	STC.W CCR,@-ERd	W	0	1	4	0	6	D	1:erd	0
	STC.W EXR,@-ERd	W	0	1	4	1	6	D	1:erd	0

DADRAH0—PWM (D/A) Data Register AH0	H'FDB8	PWM0
DADRAL0—PWM (D/A) Data Register AL0	H'FDB9	PWM0
DADRBH0—PWM (D/A) Data Register BH0	H'FDBA	PWM0
DADRBL0—PWM (D/A) Data Register BL0	H'FDBB	PWM0
DADRAH1—PWM (D/A) Data Register AH1	H'FDBC	PWM1
DADRAL1—PWM (D/A) Data Register AL1	H'FDBD	PWM1
DADRBH1—PWM (D/A) Data Register BH1	H'FDBE	PWM1
DADRBL1—PWM (D/A) Data Register BL1	H'FDBF	PWM1



NDERH—Next Data Enable Register H**H'FE28****PPG****NDERL—Next Data Enable Register L****H'FE29****PPG****NDERH**

Bit	7	6	5	4	3	2	1	0
Initial value :	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Next data enable 15 to 8 —

NDER15 to NDER8	
0	Pulse output PO15 to PO8 disabled (transfer from NDR15-NDR8 to POD15-POD8 disabled).
1	Pulse output PO15 to PO8 enabled (transfer from NDR15-NDR8 to POD15-POD8 enabled).

NDERL

Bit	7	6	5	4	3	2	1	0
Initial value :	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Next data enable 7 to 0 —

NDER7 to NDER0	
0	Pulse output PO7 to PO0 disabled (transfer from NDR7-NDR0 to POD7-PO0 disabled).
1	Pulse output PO7 to PO0 enabled (transfer from NDR7-NDR0 to POD7-PO0 enabled).

Short address mode

Bit	7	6	5	4	3	2	1	0
DMACR	DTSZ	DTID	RPE	DTDIR	DTF3	DTF2	DTF1	DTF0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Data Transfer Size								
0	Byte-size transfer							
1	Word-size transfer							
Data Transfer Increment/Decrement								
0	MAR is incremented after a data transfer • When DTSZ = 0, MAR is incremented by 1 after a transfer • When DTSZ = 1, MAR is incremented by 2 after a transfer							
1	MAR is decremented after a data transfer • When DTSZ = 0, MAR is decremented by 1 after a transfer • When DTSZ = 1, MAR is decremented by 2 after a transfer							
Data Transfer Direction								
DMABCR	Bit 4							
SAE	DTDIR							
0	0	Description						
	1	Transfer with MAR as source address and IOAR as destination address (initial value)						
1	0	Transfer with IOAR as source address and MAR as destination address						
	1	Transfer with MAR as source address and <u>DACK</u> pin as write strobe						
		Transfer with <u>DACK</u> pin as read strobe and MAR as destination address						
Repeat Enable								
Bit 5	DMABCR							
RPE	DTIE							
0	0	Description						
	1	Transfer in sequential mode (no transfer end interrupt) (initial value)						
1	0	Transfer in sequential mode (with transfer end interrupt)						
	1	Transfer in repeat mode (no transfer end interrupt)						
		Transfer in idle mode (with transfer end interrupt)						




Figure C.11 (g) Port F Block Diagram (Pin PF6)




Figure C.14 (e) Port 3 Block Diagram (Pin P34)