




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	ARM® Cortex®-A5
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	500MHz
Co-Processors/DSP	Multimedia; NEON™ MPE
RAM Controllers	LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
Graphics Acceleration	Yes
Display & Interface Controllers	Keyboard, LCD, Touchscreen
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 2.0 + HSIC
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
Package / Case	289-LFBGA
Supplier Device Package	289-LFBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsama5d27c-d5m-cu

Table of Contents

Scope.....	1
Introduction.....	1
Reference Documents.....	1
1. Features.....	3
2. DDR2-SDRAM Features.....	6
3. Configuration Summary.....	7
4. Chip Identifier.....	8
5. Package and Ballout.....	9
6. DDR2-SDRAM Memory.....	27
7. Mechanical Characteristics.....	28
7.1. 289-ball TFBGA.....	28
7.2. 196-ball TFBGA.....	29
8. Ordering Information.....	30
9. Revision History.....	31
The Microchip Web Site.....	32
Customer Change Notification Service.....	32
Customer Support.....	32
Product Identification System.....	33
Microchip Devices Code Protection Feature.....	33
Legal Notice.....	34
Trademarks.....	34
Quality Management System Certified by DNV.....	35
Worldwide Sales and Service.....	36

1. Features

- ARM Cortex-A5 core
 - ARMv7-A architecture
 - ARM TrustZone
 - NEON™ Media Processing Engine
 - Up to 500 MHz
 - ETM/ETB 8 Kbytes
- Memory Architecture
 - Memory Management Unit
 - 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache
 - 128-Kbyte L2 cache configurable to be used as an internal SRAM
 - DDR2-SDRAM memory up to 1 Gb
 - One 128-Kbyte scrambled internal SRAM
 - One 160-Kbyte internal ROM
 - 64-Kbyte scrambled and maskable ROM embedding boot loader/Secure boot loader
 - 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table
 - High-bandwidth scramblable 16-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting Winbond DDR2-SDRAM up to 1 Gb , including “on-the-fly” encryption/decryption path
 - 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC)
- System running up to 166 MHz
 - Reset controller, shutdown controller, periodic interval timer, independent watchdog timer and secure Real-Time Clock (RTC) with clock calibration
 - One 600 to 1200 MHz PLL for the system and one 480 MHz PLL optimized for USB high speed
 - Digital fractional PLL for audio (11.2896 MHz and 12.288 MHz)
 - Internal low-power 12 MHz RC and 32 KHz typical RC
 - Selectable 32.768-Hz low-power oscillator and 8 to 24 MHz oscillator
 - 51 DMA Channels including two 16-channel 64-bit Central DMA Controllers
 - 64-bit Advanced Interrupt Controller (AIC)
 - 64-bit Secure Advanced Interrupt Controller (SAIC)
 - Three programmable external clock signals
- Low-Power Modes
 - Ultra Low-power mode with fast wakeup capability
 - Low-power Backup mode with 5-Kbyte SRAM and SleepWalking™ features
 - Wakeup from up to nine wakeup pins, UART reception, analog comparison
 - Fast wakeup capability
 - Extended Backup mode with DDR2-SDRAM in Self-Refresh mode
- Peripherals
 - LCD TFT controller up to 1024x768, with four overlays, rotation, post-processing and alpha blending, 24-bit parallel RGB

- Up to eight tamper pins for static or dynamic intrusion detections
- Environmental monitors on specific versions: temperature, voltage, frequency and active die shield⁽¹⁾
- Secure Boot Loader⁽²⁾
- On-the-fly AES encryption/decryption on DDR2-SDRAM and QSPI memories (AESB)
- RTC including time-stamping on security intrusions
- Programmable fuse box with 544 fuse bits (including JTAG protection and BMS)
- Hardware cryptography
 - SHA (SHA1, SHA224, SHA256, SHA384, SHA512): compliant with FIPS PUB 180-2
 - AES: 256-, 192-, 128-bit key algorithm, compliant with FIPS PUB 197
 - TDES: two-key or three-key algorithms, compliant with FIPS PUB 46-3
 - True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22 Test Suite and FIPS PUBs 140-2 and 140-3
- Up to 128 I/Os
 - Fully programmable through set/clear registers
 - Multiplexing of up to eight peripheral functions per I/O line
 - Each I/O line can be assigned to a peripheral or used as a general purpose I/O
 - PIO controller features a synchronous output providing up to 32 bits of data output in one write operation

Note:

1. For environmental monitors, refer to the document *SAMA5D23 and SAMA5D28 Environmental Monitors* (document no. 44036), available under Non-Disclosure Agreement (NDA). Contact a Microchip sales representative for details.
2. For secure boot strategies, refer to the document *SAMA5D2 Series Secure Boot Strategy* (document no. 44040), available under Non-Disclosure Agreement (NDA). Contact a Microchip sales representative for details.

2. DDR2-SDRAM Features

- Power Supply: V_{DD} , $V_{DDQ} = 1.8\text{ V} \pm 0.1\text{ V}$
- Double Data Rate architecture: two data transfers per clock cycle
- CAS Latency: 3
- Burst Length: 8
- Bi-directional, differential data strobes (DQS and DQSN) are transmitted/received with data
- Edge-aligned with Read data and center-aligned with Write data
- DLL aligns DQ and DQS transitions with clock
- Differential clock inputs (CLK and CLKN)
- Data masks (DM) for write data
- Commands entered on each positive CLK edge, data and data mask are referenced to both edges of DQS
- Auto-refresh and Self-refresh modes
- Precharged Powerdown and Active Powerdown
- Write Data Mask
- Write Latency = Read Latency - 1 ($WL = RL - 1$)
- Interface: SSTL_18

4. Chip Identifier

Table 4-1. SAMA5D2 SIP Chip ID Registers

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAMA5D225C-D1M	0x8A5C08C2	0x00000053
SAMA5D27C-D5M		0x00000032
SAMA5D27C-D1G		0x00000033
SAMA5D28C-D1G		0x00000013

5. Package and Ballout

The SAMA5D2 SIP is available in the packages listed below.



Important: SAMA5D2 SIP devices are not pin-to-pin compatible with SAMA5D2 devices.

For mechanical characteristics of the TFBGA196, refer to the SAMA5D2 Series Datasheet, ref. no. DS60001476, available via www.microchip.com.

For mechanical characteristics of the TFBGA289, see [Mechanical Characteristics](#).

Table 5-1. Packages

Package Name	Ball Count	Ball Pitch	Package Size
TFBGA196	196	0.75 mm	11 x 11 (mm)
TFBGA289	289	0.8 mm	14 x 14 (mm)

Table 5-2. Ball Description

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
U13	M8	VDDSDMMC	GPIO_EMMC	PA0	I/O	–	–	A	SDMMC0_CK	I/O	1	PIO, I, PU, ST
								B	QSPI0_SCK	O	1	
								F	D0	I/O	2	
N7	F7	VDDSDMMC	GPIO_EMMC	PA1	I/O	–	–	A	SDMMC0_CMD	I/O	1	PIO, I, PU, ST
								B	QSPI0_CS	O	1	
								F	D1	I/O	2	
U14	L8	VDDSDMMC	GPIO_EMMC	PA2	I/O	–	–	A	SDMMC0_DAT0	I/O	1	PIO, I, PU, ST
								B	QSPI0_IO0	I/O	1	
								F	D2	I/O	2	
T13	G8	VDDSDMMC	GPIO_EMMC	PA3	I/O	–	–	A	SDMMC0_DAT1	I/O	1	PIO, I, PU, ST
								B	QSPI0_IO1	I/O	1	
								F	D3	I/O	2	
U15	K8	VDDSDMMC	GPIO_EMMC	PA4	I/O	–	–	A	SDMMC0_DAT2	I/O	1	PIO, I, PU, ST
								B	QSPI0_IO2	I/O	1	
								F	D4	I/O	2	
U16	P9	VDDSDMMC	GPIO_EMMC	PA5	I/O	–	–	A	SDMMC0_DAT3	I/O	1	PIO, I, PU, ST
								B	QSPI0_IO3	I/O	1	
								F	D5	I/O	2	
U17	P10	VDDSDMMC	GPIO_EMMC	PA6	I/O	–	–	A	SDMMC0_DAT4	I/O	1	PIO, I, PU, ST
								B	QSPI1_SCK	O	1	
								D	TIOA5	I/O	1	
								E	FLEXCOM2_IO0	I/O	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
								E	FLEXCOM3_IO0	I/O	1	
								F	D10	I/O	2	
M11	H14	VDDIOP1	GPIO_IO	PA16	I/O	–	–	A	SPI0_MISO	I/O	1	PIO, I, PU, ST
								B	TD1	O	1	
								C	QSPI0_IO0	I/O	2	
								D	I2SC1_WS	I/O	2	
								E	FLEXCOM3_IO3	O	1	
								F	D11	I/O	2	
N14	K14	VDDIOP1	GPIO_IO	PA17	I/O	–	–	A	SPI0_NPCS0	I/O	1	PIO, I, PU, ST
								B	RD1	I	1	
								C	QSPI0_IO1	I/O	2	
								D	I2SC1_DI0	I	2	
								E	FLEXCOM3_IO4	O	1	
								F	D12	I/O	2	
T16	L9	VDDIOP1	GPIO_IO	PA18	I/O	–	–	A	SPI0_NPCS1	O	1	PIO, I, PU, ST
								B	RK1	I/O	1	
								C	QSPI0_IO2	I/O	2	
								D	I2SC1_DO0	O	2	
								E	SDMMC1_DAT0	I/O	1	
								F	D13	I/O	2	
T15	P12	VDDIOP1	GPIO_IO	PA19	I/O	–	–	A	SPI0_NPCS2	O	1	PIO, I, PU, ST
								B	RF1	I/O	1	
								C	QSPI0_IO3	I/O	2	
								D	TIOA0	I/O	1	
								E	SDMMC1_DAT1	I/O	1	
								F	D14	I/O	2	
P9	H9	VDDIOP1	GPIO_IO	PA20	I/O	–	–	A	SPI0_NPCS3	O	1	PIO, I, PU, ST
								D	TIOB0	I/O	1	
								E	SDMMC1_DAT2	I/O	1	
								F	D15	I/O	2	
P10	G9	VDDIOP1	GPIO_IO	PA21	I/O	–	–	A	IRQ	I	2	PIO, I, PU, ST
								B	PCK2	O	3	
								D	TCLK0	I	1	
								E	SDMMC1_DAT3	I/O	1	
								F	NANDRDY	I	2	
T17	K10	VDDIOP1	GPIO_QSPI	PA22	I/O	–	–	A	FLEXCOM1_IO2	I/O	1	PIO, I, PU, ST
								B	D0	I/O	1	
								C	TCK	I	4	
								D	SPI1_SPCK	I/O	2	
								E	SDMMC1_CK	I/O	1	
								F	QSPI0_SCK	O	3	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
T14	G10	VDDIOP1	GPIO	PA23	I/O	–	–	A	FLEXCOM1_IO1	I/O	1	PIO, I, PU, ST
								B	D1	I/O	1	
								C	TDI	I	4	
								D	SPI1_MOSI	I/O	2	
								F	QSPI0_CS	O	3	
R17	P13	VDDIOP1	GPIO_IO	PA24	I/O	–	–	A	FLEXCOM1_IO0	I/O	1	PIO, I, PU, ST
								B	D2	I/O	1	
								C	TDO	O	4	
								D	SPI1_MISO	I/O	2	
								F	QSPI0_IO0	I/O	3	
R16	H10	VDDIOP1	GPIO_IO	PA25	I/O	–	–	A	FLEXCOM1_IO3	O	1	PIO, I, PU, ST
								B	D3	I/O	1	
								C	TMS	I	4	
								D	SPI1_NPCS0	I/O	2	
								F	QSPI0_IO1	I/O	3	
P17	L10	VDDIOP1	GPIO_IO	PA26	I/O	–	–	A	FLEXCOM1_IO4	O	1	PIO, I, PU, ST
								B	D4	I/O	1	
								C	NTRST	I	4	
								D	SPI1_NPCS1	O	2	
								F	QSPI0_IO2	I/O	3	
R15	P14	VDDIOP1	GPIO_IO	PA27	I/O	–	–	A	TIOA1	I/O	2	PIO, I, PU, ST
								B	D5	I/O	1	
								C	SPI0_NPCS2	O	2	
								D	SPI1_NPCS2	O	2	
								E	SDMMC1_RSTN	O	1	
								F	QSPI0_IO3	I/O	3	
R14	N12	VDDIOP1	GPIO	PA28	I/O	–	–	A	TIOB1	I/O	2	PIO, I, PU, ST
								B	D6	I/O	1	
								C	SPI0_NPCS3	O	2	
								D	SPI1_NPCS3	O	2	
								E	SDMMC1_CMD	I/O	1	
								F	CLASSD_L0	O	1	
P14	M12	VDDIOP1	GPIO	PA29	I/O	–	–	A	TCLK1	I	2	PIO, I, PU, ST
								B	D7	I/O	1	
								C	SPI0_NPCS1	O	2	
								E	SDMMC1_WP	I	1	
								F	CLASSD_L1	O	1	
R13	N11	VDDIOP1	GPIO	PA30	I/O	–	–	B	NWE/NANDWE	O	1	PIO, I, PU, ST
								C	SPI0_NPCS0	I/O	2	
								D	PWMH0	O	1	
								E	SDMMC1_CD	I	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
								F	CLASSD_L2	O	1	
P13	M11	VDDIOP1	GPIO	PA31	I/O	–	–	B	NCS3	O	1	PIO, I, PU, ST
								C	SPI0_MISO	I/O	2	
								D	PWML0	O	1	
								F	CLASSD_L3	O	1	
F5	E6	VDDIOP0	GPIO	PB0	I/O	–	–	B	A21/NANDALE	O	1	PIO, I, PU, ST
								C	SPI0_MOSI	I/O	2	
								D	PWMH1	O	1	
C8	D6	VDDIOP0	GPIO	PB1	I/O	–	–	B	A22/NANDCLE	O	1	PIO, I, PU, ST
								C	SPI0_SPCK	I/O	2	
								D	PWML1	O	1	
								F	CLASSD_R0	O	1	
C7	C6	VDDIOP0	GPIO	PB2	I/O	–	–	B	NRD/NANDOE	O	1	PIO, I, PU, ST
								D	PWMFI0	I	1	
								F	CLASSD_R1	O	1	
B8	C5	VDDIOP0	GPIO	PB3	I/O	–	–	A	URXD4	I	1	PIO, I, PU, ST
								B	D8	I/O	1	
								C	IRQ	I	3	
								D	PWMEXTRG1	I	1	
								F	CLASSD_R2	O	1	
B7	D5	VDDIOP0	GPIO	PB4	I/O	–	–	A	UTXD4	O	1	PIO, I, PU, ST
								B	D9	I/O	1	
								C	FIQ	I	4	
								F	CLASSD_R3	O	1	
A10	D7	VDDIOP0	GPIO_QSPI	PB5	I/O	–	–	A	TCLK2	I	1	PIO, I, PU, ST
								B	D10	I/O	1	
								C	PWMH2	O	1	
								D	QSPI1_SCK	O	2	
								F	GTSUCOMP	O	3	
A9	C8	VDDIOP0	GPIO	PB6	I/O	–	–	A	TIOA2	I/O	1	PIO, I, PU, ST
								B	D11	I/O	1	
								C	PWML2	O	1	
								D	QSPI1_CS	O	2	
								F	GTXER	O	3	
D5	D9	VDDIOP0	GPIO_IO	PB7	I/O	–	–	A	TIOB2	I/O	1	PIO, I, PU, ST
								B	D12	I/O	1	
								C	PWMH3	O	1	
								D	QSPI1_IO0	I/O	2	
								F	GRXCK	I	3	
E5	C7	VDDIOP0	GPIO_IO	PB8	I/O	–	–	A	TCLK3	I	1	PIO, I, PU, ST
								B	D13	I/O	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
								C	PWML3	O	1	
								D	QSPI1_IO1	I/O	2	
								F	GCRS	I	3	
C6	C9	VDDIOP0	GPIO_IO	PB9	I/O	–	–	A	TIOA3	I/O	1	PIO, I, PU, ST
								B	D14	I/O	1	
								C	PWMF1	I	1	
								D	QSPI1_IO2	I/O	2	
								F	GCOL	I	3	
A8	F6	VDDIOP0	GPIO_IO	PB10	I/O	–	–	A	TIOB3	I/O	1	PIO, I, PU, ST
								B	D15	I/O	1	
								C	PWMEXTRG2	I	1	
								D	QSPI1_IO3	I/O	2	
								F	GRX2	I	3	
A7	B9	VDDIOP0	GPIO	PB11	I/O	–	–	A	LCDDAT0	O	1	PIO, I, PU, ST
								B	A0/NBS0	O	1	
								C	URXD3	I	3	
								D	PDMIC_DAT		2	
								F	GRX3	I	3	
B6	B8	VDDIOP0	GPIO	PB12	I/O	–	–	A	LCDDAT1	O	1	PIO, I, PU, ST
								B	A1	O	1	
								C	UTXD3	O	3	
								D	PDMIC_CLK		2	
								F	GTX2	O	3	
C5	B7	VDDIOP0	GPIO	PB13	I/O	–	–	A	LCDDAT2	O	1	PIO, I, PU, ST
								B	A2	O	1	
								C	PCK1	O	3	
								F	GTX3	O	3	
A6	G6	VDDIOP0	GPIO_QSPI	PB14	I/O	–	–	A	LCDDAT3	O	1	PIO, I, PU, ST
								B	A3	O	1	
								C	TK1	I/O	2	
								D	I2SC1_MCK	O	1	
								E	QSPI1_SCK	O	3	
								F	GTXCK	I/O	3	
E4	B5	VDDIOP0	GPIO	PB15	I/O	–	–	A	LCDDAT4	O	1	PIO, I, PU, ST
								B	A4	O	1	
								C	TF1	I/O	2	
								D	I2SC1_CK	I/O	1	
								E	QSPI1_CS	O	3	
								F	GTXEN	O	3	
B5	C4	VDDIOP0	GPIO_IO	PB16	I/O	–	–	A	LCDDAT5	O	1	PIO, I, PU, ST
								B	A5	O	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
G7	A2	VDDIOP0	GPIO	PB31	I/O	–	–	A	LCDDAT20	O	1	PIO, I, PU, ST
								B	A20	O	1	
								C	FLEXCOM0_IO3	O	1	
								D	TWD0	I/O	1	
								F	ISC_D5	I	3	
N10	L13	VDDIOP1	GPIO	PC0	I/O	–	–	A	LCDDAT21	O	1	PIO, I, PU, ST
								B	A23	O	1	
								C	FLEXCOM0_IO4	O	1	
								D	TWCK0	I/O	1	
								F	ISC_D6	I	3	
N11	H11	VDDIOP1	GPIO	PC1	I/O	–	–	A	LCDDAT22	O	1	PIO, I, PU, ST
								B	A24	O	1	
								C	CANTX0	O	1	
								D	SPI1_SPCK	I/O	1	
								E	I2SC0_CK	I/O	1	
								F	ISC_D7	I	3	
N9	L11	VDDIOP1	GPIO	PC2	I/O	–	–	A	LCDDAT23	O	1	PIO, I, PU, ST
								B	A25	O	1	
								C	CANRX0	I	1	
								D	SPI1_MOSI	I/O	1	
								E	I2SC0_MCK	O	1	
								F	ISC_D8	I	3	
M10	F13	VDDIOP1	GPIO	PC3	I/O	–	–	A	LCDPWM	O	1	PIO, I, PU, ST
								B	NWAIT	I	1	
								C	TIOA1	I/O	1	
								D	SPI1_MISO	I/O	1	
								E	I2SC0_WS	I/O	1	
								F	ISC_D9	I	3	
N15	G14	VDDIOP1	GPIO	PC4	I/O	–	–	A	LCDDISP	O	1	PIO, I, PU, ST
								B	NWR1/NBS1	O	1	
								C	TIOB1	I/O	1	
								D	SPI1_NPCS0	I/O	1	
								E	I2SC0_DI0	I	1	
								F	ISC_PCK	I	3	
M16	J14	VDDIOP1	GPIO	PC5	I/O	–	–	A	LCDVSYNC	O	1	PIO, I, PU, ST
								B	NCS0	O	1	
								C	TCLK1	I	1	
								D	SPI1_NPCS1	O	1	
								E	I2SC0_DO0	O	1	
								F	ISC_VSYNC	I	3	
L11	J13	VDDIOP1	GPIO	PC6	I/O	–	–	A	LCDHSYNC	O	1	PIO, I, PU, ST

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
								B	NCS1	O	1	
								C	TWD1	I/O	1	
								D	SPI1_NPCS2	O	1	
								F	ISC_HSYNC	I	3	
M15	F14	VDDIOP1	GPIO_CLK	PC7	I/O	–	–	A	LCDPCK	O	1	PIO, I, PU, ST
								B	NCS2	O	1	
								C	TWCK1	I/O	1	
								D	SPI1_NPCS3	O	1	
								E	URXD1	I	2	
								F	ISC_MCK	O	3	
M13	K13	VDDIOP1	GPIO	PC8	I/O	–	–	A	LCDDEN	O	1	PIO, I, PU, ST
								B	NANDRDY	I	1	
								C	FIQ	I	1	
								D	PCK0	O	3	
								E	UTXD1	O	2	
								F	ISC_FIELD	I	3	
B2	–	VDDISC	GPIO	PC9	I/O	–	–	A	FIQ	I	3	PIO, I, PU, ST
								B	GTSUCOMP	O	1	
								C	ISC_D0	I	1	
								D	TIOA4	I/O	2	
G4	–	VDDISC	GPIO	PC10	I/O	–	–	A	LCDDAT2	O	2	PIO, I, PU, ST
								B	GTCK	I/O	1	
								C	ISC_D1	I	1	
								D	TIOB4	I/O	2	
								E	CANTX0	O	2	
A2	–	VDDISC	GPIO	PC11	I/O	–	–	A	LCDDAT3	O	2	PIO, I, PU, ST
								B	GTEN	O	1	
								C	ISC_D2	I	1	
								D	TCLK4	I	2	
								E	CANRX0	I	2	
								F	A0/NBS0	O	2	
A1	–	VDDISC	GPIO	PC12	I/O	–	–	A	LCDDAT4	O	2	PIO, I, PU, ST
								B	GRXDV	I	1	
								C	ISC_D3	I	1	
								D	URXD3	I	1	
								E	TK0	I/O	2	
								F	A1	O	2	
B1	–	VDDISC	GPIO	PC13	I/O	–	–	A	LCDDAT5	O	2	PIO, I, PU, ST
								B	GRXER	I	1	
								C	ISC_D4	I	1	
								D	UTXD3	O	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
								F	A10	O	2	
F1	–	VDDISC	GPIO	PC22	I/O	–	–	A	LCDDAT18	O	2	PIO, I, PU, ST
								B	GCRS	I	1	
								C	ISC_VSYNC	I	1	
								E	FLEXCOM3_IO4	O	2	
								F	A11	O	2	
H9	–	VDDISC	GPIO	PC23	I/O	–	–	A	LCDDAT19	O	2	PIO, I, PU, ST
								B	GCOL	I	1	
								C	ISC_HSYNC	I	1	
								F	A12	O	2	
G1	–	VDDISC	GPIO_CLK	PC24	I/O	–	–	A	LCDDAT20	O	2	PIO, I, PU, ST
								B	GRX2	I	1	
								C	ISC_MCK	O	1	
								F	A13	O	2	
H8	–	VDDISC	GPIO	PC25	I/O	–	–	A	LCDDAT21	O	2	PIO, I, PU, ST
								B	GRX3	I	1	
								C	ISC_FIELD	I	1	
								F	A14	O	2	
F7	–	VDDIOP2	GPIO	PC26	I/O	–	–	A	LCDDAT22	O	2	PIO, I, PU, ST
								B	GTX2	O	1	
								D	CANTX1	O	1	
								F	A15	O	2	
B10	–	VDDIOP2	GPIO	PC27	I/O	–	–	A	LCDDAT23	O	2	PIO, I, PU, ST
								B	GTX3	O	1	
								C	PCK1	O	2	
								D	CANRX1	I	1	
								E	TWD0	I/O	2	
								F	A16	O	2	
F6	–	VDDIOP2	GPIO	PC28	I/O	–	–	A	LCDPWM	O	2	PIO, I, PU, ST
								B	FLEXCOM4_IO0	I/O	1	
								C	PCK2	O	1	
								E	TWCK0	I/O	2	
								F	A17	O	2	
B9	–	VDDIOP2	GPIO	PC29	I/O	–	–	A	LCDDISP	O	2	PIO, I, PU, ST
								B	FLEXCOM4_IO1	I/O	1	
								F	A18	O	2	
E6	–	VDDIOP2	GPIO	PC30	I/O	–	–	A	LCDVSYNC	O	2	PIO, I, PU, ST
								B	FLEXCOM4_IO2	I/O	1	
								F	A19	O	2	
A11	–	VDDIOP2	GPIO	PC31	I/O	–	–	A	LCDHSYNC	O	2	PIO, I, PU, ST
								B	FLEXCOM4_IO3	O	1	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
L1	J1	VDDANA	GPIO_AD	PD16	I/O	–	–	A	TDO	O	1	PIO, I, PU, ST
								B	FLEXCOM4_IO4	O	2	
								C	UTMI_CDRBISTEN	I	1	
								D	GTx1	O	2	
								E	ISC_VSYNC	I	2	
								F	ISC_D8	I	4	
K1	A1	VDDANA	GPIO_AD	PD17	I/O	–	–	A	TMS	I	1	A, PU, ST
								C	UTMI_CDRCPSEL DIV	O	1	
								D	GMDC	O	2	
								E	ISC_HSYNC	I	2	
								F	ISC_D9	I	4	
J7	G3	VDDANA	GPIO_AD	PD18	I/O	–	–	A	NTRST	I	1	PIO, I, PU, ST
								D	GMDIO	I/O	2	
								E	ISC_FIELD	I	2	
								F	ISC_D10	I	4	
L8	K2	VDDANA	GPIO_AD	PD19	I/O	AD0	–	A	PCK0	O	1	PIO, I, PU, ST
								B	TWD1	I/O	3	
								C	URXD2	I	3	
								E	I2SC0_CK	I/O	2	
								F	ISC_D11	I	4	
L2	H1	VDDANA	GPIO_AD	PD20	I/O	AD1	–	A	TIOA2	I/O	3	PIO, I, PU, ST
								B	TWCK1	I/O	3	
								C	UTXD2	O	3	
								E	I2SC0_MCK	O	2	
								F	ISC_PCK	I	4	
P1	G1	VDDANA	GPIO_AD	PD21	I/O	AD2	–	A	TIOB2	I/O	3	PIO, I, PU, ST
								B	TWD0	I/O	4	
								C	FLEXCOM4_IO0	I/O	3	
								E	I2SC0_WS	I/O	2	
								F	ISC_VSYNC	I	4	
L6	F1	VDDANA	GPIO_AD	PD22	I/O	AD3	–	A	TCLK2	I	3	PIO, I, PU, ST
								B	TWCK0	I/O	4	
								C	FLEXCOM4_IO1	I/O	3	
								E	I2SC0_DI0	I	2	
								F	ISC_HSYNC	I	4	
T1	E1	VDDANA	GPIO_AD	PD23	I/O	AD4	–	A	URXD2	I	2	PIO, I, PU, ST
								C	FLEXCOM4_IO2	I/O	3	
								E	I2SC0_DO0	O	2	
								F	ISC_FIELD	I	4	
L4	–	VDDANA	GPIO_AD	PD24	I/O	AD5	–	A	UTXD2	O	2	PIO, I, PU, ST
								C	FLEXCOM4_IO3	O	3	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
L5	–	VDDANA	GPIO_AD	PD25	I/O	AD6	–	A	SPI1_SPCK	I/O	3	PIO, I, PU, ST
								C	FLEXCOM4_IO4	O	3	
R1	–	VDDANA	GPIO_AD	PD26	I/O	AD7	–	A	SPI1_MOSI	I/O	3	PIO, I, PU, ST
								C	FLEXCOM2_IO0	I/O	2	
L7	–	VDDANA	GPIO_AD	PD27	I/O	AD8	–	A	SPI1_MISO	I/O	3	PIO, I, PU, ST
								B	TCK	I	3	
								C	FLEXCOM2_IO1	I/O	2	
L3	–	VDDANA	GPIO_AD	PD28	I/O	AD9	–	A	SPI1_NPCS0	I/O	3	PIO, I, PU, ST
								B	TDI	I	3	
								C	FLEXCOM2_IO2	I/O	2	
M2	–	VDDANA	GPIO_AD	PD29	I/O	AD10	–	A	SPI1_NPCS1	O	3	PIO, I, PU, ST
								B	TDO	O	3	
								C	FLEXCOM2_IO3	O	2	
								D	TIOA3	I/O	3	
								E	TWD0	I/O	3	
M9	–	VDDANA	GPIO_AD	PD30	I/O	AD11	–	A	SPI1_NPCS2	O	3	PIO, I, PU, ST
								B	TMS	I	3	
								C	FLEXCOM2_IO4	O	2	
								D	TIOB3	I/O	3	
								E	TWCK0	I/O	3	
M8	–	VDDANA	GPIO	PD31	I/O	–	–	A	ADTRG	I	1	PIO, I, PU, ST
								B	NTRST	I	3	
								C	IRQ	I	4	
								D	TCLK3	I	3	
								E	PCK0	O	2	
L9	L1	VDDANA	–	ADVREF	I	–	–	–	–	–	–	–
K4, J5	K3, L2	VDDANA	power	VDDANA	I	–	–	–	–	–	–	–
J6, M1	L3, K1	GNDANA	ground	GNDANA	I	–	–	–	–	–	–	–
J10, F11	K12, F12	VDDIODDR	DDR	DDR_VREF	–	–	–	–	–	–	–	–
L10, L14, J8, H10, G12, E11, E8	F10, E8, E9, E10, G12, H12, J12	VDDIODDR	power	VDDIODDR	I	–	–	–	–	–	–	–
K10, M14, J9, G10, H12, E10, F8	K11, J11, F9, C10, E11, F8, F11, G13, H13	GNDIODDR	ground	GNDIODDR	I	–	–	–	–	–	–	–
H2, U3, P7, L12, E9, D7	G7, H4, D14, E14, L5	VDDCORE	power	VDDCORE	I	–	–	–	–	–	–	–
E12, F12, J11, K11, K6, K7	G11, E12, E13, H3, H7, H8, J3	GNDCORE	ground	GNDCORE	I	–	–	–	–	–	–	–
D4, F3	F4, E4	VDDIOP0	power	VDDIOP0	I	–	–	–	–	–	–	–
E3, F2	E5, F5	GNDIOP0	ground	GNDIOP0	I	–	–	–	–	–	–	–
N12, P12	N9, N10	VDDIOP1	power	VDDIOP1	I	–	–	–	–	–	–	–
M12, P11	M9, M10	GNDIOP1	ground	GNDIOP1	I	–	–	–	–	–	–	–
D9	–	VDDIOP2	power	VDDIOP2	I	–	–	–	–	–	–	–

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾	
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set		
D6	–	GNDIOP2	ground	GNDIOP2	I	–	–	–	–	–	–	–	
N8	J7	VDDSDMMC	power	VDDSDMMC	I	–	–	–	–	–	–	–	
R8	J8	GNDSDMMC	ground	GNDSDMMC	I	–	–	–	–	–	–	–	
H3	–	VDDISC	power	VDDISC	I	–	–	–	–	–	–	–	
H5	–	GNDISC	ground	GNDISC	I	–	–	–	–	–	–	–	
N13	M13	VDDFUSE	power	VDDFUSE	I	–	–	–	–	–	–	–	
R5	P4	VDDPLLA	power	VDDPLLA	I	–	–	–	–	–	–	–	
T5	L6	GNDPLLA	ground	GNDPLLA	I	–	–	–	–	–	–	–	
M4	K6	VDDAUDIOPLL	power	VDDAUDIOPLL	I	–	–	–	–	–	–	–	
T3	J6	GNDDPLL	ground	GNDDPLL	I	–	–	–	–	–	–	–	
T4	H6	GNDAUDIOPL L	ground	GNDAUDIOPLL	I	–	–	–	–	–	–	–	
T8	P1	VDDAUDIOPLL	–	CLK_AUDIO	–	–	–	–	–	–	–	–	
U9	N5	VDDOSC	–	XIN	–	–	–	–	–	–	–	–	
U8	P5	VDDOSC	–	XOUT	–	–	–	–	–	–	–	–	
N6	M7	VDDOSC	–	VDDOSC	–	–	–	–	–	–	–	–	
P5	N6	GNDOSC	power	GNDOSC	I	–	–	–	–	–	–	–	
P6	M6	VDDUTMII	power	VDDUTMII	I	–	–	–	–	–	–	–	
R7	–	VDDHSIC	power	VDDHSIC	I	–	–	–	–	–	–	–	
M6	L7	GNDUTMII	power	GNDUTMII	I	–	–	–	–	–	–	–	
U10	N7	VDDUTMII	–	HHSDPA	I	–	–	–	–	–	–	–	
T10	P7	VDDUTMII	–	HHSDMA	–	–	–	–	–	–	–	–	
U11	N8	VDDUTMII	–	HHSDPB	–	–	–	–	–	–	–	–	
T11	P8	VDDUTMII	–	HHSDMB	–	–	–	–	–	–	–	–	
T12	–	VDDHSIC	–	HHSDPDATC	–	–	–	–	–	–	–	–	
U12	–	VDDHSIC	–	HHSDMSTRC		–	–	–	–	–	–	–	
M7	K7	VDDUTMIC	power	VDDUTMIC	I	–	–	–	–	–	–	–	
R6	G5	GNDUTMIC	power	GNDUTMIC	I	–	–	–	–	–	–	–	
T6	P6	VDDUTMIC	–	VBG	–	–	–	–	–	–	–	–	
R4	D1	VDDBU	–	TST	–	–	–	–	–	–	–	–	
T7	J5	VDDBU	–	NRST	–	–	–	–	–	–	–	–	
R3	N3	VDDBU	–	JTAGSEL	–	–	–	–	–	–	–	–	
R2	N1	VDDBU	–	WKUP	–	–	–	–	–	–	–	–	
N2	–	VDDBU	–	RXD	–	–	–	–	–	–	–	–	
T2	B1	VDDBU	–	SHDN	–	–	–	–	–	–	–	–	
P3	N4	VDDBU	–	PIOBU0	–	–	–	–	–	–	–	–	
M3	L4	VDDBU	–	PIOBU1	–	–	–	–	–	–	–	–	
P2	M3	VDDBU	–	PIOBU2	–	–	–	–	–	–	–	–	
P4	M4	VDDBU	–	PIOBU3	–	–	–	–	–	–	–	–	
N4	J4	VDDBU	–	PIOBU4	–	–	–	–	–	–	–	–	
M5	M5	VDDBU	–	PIOBU5	–	–	–	–	–	–	–	–	
N5	–	VDDBU	–	PIOBU6	–	–	–	–	–	–	–	–	

289-ball BGA	196-ball BGA	Power Rail	I/O Type	Primary		Alternate		PIO Peripheral				Reset State (Signal, Dir, PU, PD, HiZ, ST) ⁽¹⁾
				Signal	Dir	Signal	Dir	Func	Signal	Dir	IO Set	
N3	–	VDDBU	–	PIOBU7	–	–	–	–	–	–	–	–
U5	K5	VDDBU	power	VDDBU	I	–	–	–	–	–	–	–
U4	N2	GNDDBU	ground	GNDDBU	I	–	–	–	–	–	–	–
U2	M1	VDDBU	–	XIN32	–	–	–	–	–	–	–	–
U1	M2	VDDBU	–	XOUT32	–	–	–	–	–	–	–	–
U6	P2	VDDBU	–	COMP_P	I	–	–	–	–	–	–	–
U7	P3	VDDBU	–	COMP_N	I	–	–	–	–	–	–	–
D17	D12	DDRM_VDDQ ⁽²⁾	–	ODT	I	–	–	–	–	–	–	–
A16, B16, C16, D16, E15, G17, J17, L16	B10, A12, D10, D11	DDRM_VDD	power	DDRM_VDD	I	–	–	–	–	–	–	–
E16	E7	DDRM_VDDL ⁽²⁾	power	DDRM_VDDL ⁽²⁾	I	–	–	–	–	–	–	–
F15, G15, H15, J15, K15, L15	A7, A13, A9, A11, B6, C12	DDRM_VDDQ ⁽²⁾	power	DDRM_VDDQ ⁽²⁾	–	–	–	–	–	–	–	–
A17, B17, C17, D15, E14, F17, H17, L17	B14, A8, C11, C14, D8	DDRM_VSS	ground	DDRM_VSS	–	–	–	–	–	–	–	–
E17	D13	DDRM_VSSDL	ground	DDRM_VSSDL	I	–	–	–	–	–	–	–
F16, G16, H16, J16, K16, L17	A10, A14, B11, B12, B13, C13	DDRM_VSSQ	ground	DDRM_VSSQ	I	–	–	–	–	–	–	–
A12, A13, A14, A15, B11, B12, B13, B14, B15, C10, C11, C12, C13, C14, C15, D10, D11, D12, D13, D14, E13, F9, F10, F13, F14, G11, G13, G14, H11, H13, H14, J12, J13, J14, K12, K13, K14, L13, R12, T9	–	–	NC	–	–	–	–	–	–	–	–	–

Note:

1. Signal = 'PIO' if GPIO; Dir = Direction; PU = Pull-up; PD = Pull-down; HiZ = High impedance; ST = Schmitt Trigger
2. Refer to the DDR2-SDRAM datasheet for DDRM_VDDQ and DDRM_VDDL definitions.
DDRM_VDDQ/DDRM_VDDL = 1.8V ±0.1V.

Table 7-3. Package Reference

JEDEC Drawing Reference	NA
J-STD-609 Classification	e8

Table 7-4. 289-ball TFBGA Package Information

Ball Land	0.450 mm $\pm$ 0.05
Nominal Ball Diameter	0.4 mm
Solder Mask Opening	0.350 mm $\pm$ 0.05
Solder Mask Definition	SMD
Solder	OSP

7.2 196-ball TFBGA

For mechanical characteristics of the 196-ball TFBGA package, refer to the SAMA5D2 Series Datasheet, ref. no. DS60001476, available via www.microchip.com.

operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, KeeLoq logo, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: www.microchip.com	Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116 China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256	China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 India - Pune Tel: 91-20-3019-1500 Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310 Japan - Tokyo Tel: 81-3-6880-3770 Fax: 81-3-6880-3771 Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 France - Saint Cloud Tel: 33-1-30-60-70-00 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-67-3636 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-7289-7561 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820