

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI


Details	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 28x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21534b-24pvxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Logic Block Diagram





More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article "How to Design with PSoC[®] 1, PowerPSoC[®], and PLC – KBA88292". Following is an abbreviated list for PSoC 1:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP
- In addition, PSoC Designer includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 1 are:
 - □ Getting Started with PSoC[®] 1 AN75320
 - □ PSoC[®] 1 Getting Started with GPIO AN2094
 - □ PSoC[®] 1 Analog Structure and Configuration AN74170
 - □ PSoC[®] 1 Switched Capacitor Analog Blocks AN2041
 - □ Selecting Analog Ground and Reference AN2219

Note: For CY8C21x34B devices related Application note please click here.

- Development Kits:
 - CY3210-PSoCEval1 supports all PSoC 1 Mixed-Signal Array families, including automotive, except CY8C25/26xxx devices. The kit includes an LCD module, potentiometer, LEDs, and breadboarding space.
 - CY3214-PSoCEvalUSB features a development board for the CY8C24x94 PSoC device. Special features of the board include USB and CapSense development and debugging support.

Note: For CY8C21x34B devices related Development Kits please click here.

The MiniProg1 and MiniProg3 devices provide interfaces for flash programming and debug.


PSoC Designer

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). Develop your applications using a library of pre-characterized analog and digital peripherals in a drag-and-drop design environment. Then, customize your design leveraging the dynamically generated API libraries of code. Figure 1 shows PSoC Designer windows. **Note:** This is not the default view.

- 1. Global Resources all device hardware settings.
- 2. **Parameters** the parameters of the currently selected User Modules.
- 3. Pinout information related to device pins.
- 4. **Chip-Level Editor** a diagram of the resources available on the selected chip.
- 5. Datasheet the datasheet for the currently selected UM
- 6. User Modules all available User Modules for the selected device.
- 7. **Device Resource Meter** device resource usage for the current project configuration.
- 8. Workspace a tree level diagram of files associated with the project.
- 9. Output output from project build and debug operations.

Note: For detailed information on PSoC Designer, go to PSoC[®] Designer > Help > Documentation > Designer Specific Documents > IDE User Guide.

Figure 1. PSoC Designer Layout





PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in Figure 2, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C21x34B PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I²C functionality to implement an I²C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A SMP that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of four analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10 bits of precision.

The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8- with selectable parity
- Serial peripheral interface (SPI) master and slave
- I²C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8-bit to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 7.

Figure 2. Digital System Block Diagram





PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in Table 1.

Table 1.	PSoC Devi	ce Characteristics
----------	------------------	--------------------

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size	SmartSense Enabled
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2K	32K	_
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[3]	1K	16K	-
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16K	-
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1K	16K	-
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4K	-
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8K	-
CY8C22x45	up to 38	2	8	up to 38	0	4	6 ^[3]	1 K	16K	-
CY8C21x45	up to 24	1	4	up to 24	0	4	6 ^[3]	512	8K	-
CY8C21x34	up to 28	1	4	up to 28	0	2	4 ^[3]	512	8K	-
CY8C21x34B	up to 28	1	4	up to 28	0	2	4 ^[3]	512	8K	Y
CY8C21x23	up to 16	1	4	up to 8	0	2	4 ^[3]	256	4K	-
CY8C20x34	up to 28	0	0	up to 28	0	0	3 ^[3,4]	512	8K	-
CY8C20xx6A	up to 36	0	0	up to 36	0	0	3 ^[3,4]	up to 2K	up to 32K	Y

Notes

Limited analog functionality.
 Two analog blocks and one CapSense[®].



Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure User Modules.
- 3. Organize and Connect.
- 4. Generate, Verify, and Debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations, and external signals.

SmartSense

A key differentiation between the current offering of CY8C21x34 and CY8C21x34B, is the addition of the SmartSense user module in the 'B' version.

SmartSense is an innovative solution from Cypress that eliminates the manual tuning process from CapSense applications. This solution is easy to use and provides robust noise immunity. It is the only auto-tuning solution that establishes, monitors and maintains all required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.



28-pin Part Pinout

Figure 6. CY8C21534B 28-pin PSoC Device

Table 4. Pin Definitions – CY8C21534B 28-pin (SSOP)

Pin No. Type		Name	Description	
PIN NO.	Digital	Analog	Name	Description
1	I/O	I, M	P0[7]	Analog column mux input
2	I/O	I, M	P0[5]	Analog column mux input and column output
3	I/O	I, M	P0[3]	Analog column mux input and column output, integrating input
4	I/O	I, M	P0[1]	Analog column mux input, integrating input
5	I/O	М	P2[7]	
6	I/O	М	P2[5]	
7	I/O	I, M	P2[3]	Direct switched capacitor block input
8	I/O	I, M	P2[1]	Direct switched capacitor block input
9	Power		V _{SS}	Ground connection
10	I/O	М	P1[7]	I ² C SCL
11	I/O	М	P1[5]	I ² C SDA
12	I/O	М	P1[3]	
13	I/O	М	P1[1]	I ² C SCL, ISSP-SCLK ^[7]
14	Power		V _{SS}	Ground connection
15	I/O	М	P1[0]	I ² C SDA, ISSP-SDATA ^[7]
16	I/O	М	P1[2]	
17	I/O	М	P1[4]	Optional external clock input (EXTCLK)
18	I/O	М	P1[6]	
19	Input		XRES	Active high external reset with internal pull-down
20	I/O	I, M	P2[0]	Direct switched capacitor block input
21	I/O	I, M	P2[2]	Direct switched capacitor block input
22	I/O	М	P2[4]	
23	I/O	М	P2[6]	
24	I/O	I, M	P0[0]	Analog column mux input
25	I/O	I, M	P0[2]	Analog column mux input
26	I/O	I, M	P0[4]	Analog column mux input
27	I/O	I, M	P0[6]	Analog column mux input
28	Power		V _{DD}	Supply voltage

LEGEND A: Analog, I: Input, O = Output, and M = Analog Mux Input.

Note
7. These are the ISSP pins, which are not high Z at POR. See the *PSoC Technical Reference Manual* for details.



Table 5. Pin Definitions - CY8C21434B/CY8C21634B 32-pin (QFN)^[8]

D ' N	1	уре		
Pin No.	Digital	Analog	Name	Description
1	I/O	I, M	P0[1]	Analog column mux input, integrating input
2	I/O	М	P2[7]	
3	I/O	М	P2[5]	
4	I/O	М	P2[3]	
5	I/O	М	P2[1]	
6	I/O	М	P3[3]	In CY8C21434B part
6	Power		SMP	SMP connection to required external components in CY8C21634B part
7	I/O	М	P3[1]	In CY8C21434B part
7	Power		V _{SS}	Ground connection in CY8C21634B part
8	I/O	М	P1[7]	I ² C SCL
9	I/O	М	P1[5]	I ² C SDA
10	I/O	М	P1[3]	
11	I/O	М	P1[1]	I ² C SCL, ISSP-SCLK ^[9]
12	Power		V _{SS}	Ground connection
13	I/O	М	P1[0]	I ² C SDA, ISSP-SDATA ^[9]
14	I/O	М	P1[2]	
15	I/O	М	P1[4]	Optional external clock input (EXTCLK)
16	I/O	М	P1[6]	
17	Input		XRES	Active high external reset with internal pull-down
18	I/O	М	P3[0]	
19	I/O	М	P3[2]	
20	I/O	М	P2[0]	
21	I/O	М	P2[2]	
22	I/O	М	P2[4]	
23	I/O	М	P2[6]	
24	I/O	I, M	P0[0]	Analog column mux input
25	I/O	I, M	P0[2]	Analog column mux input
26	I/O	I, M	P0[4]	Analog column mux input
27	I/O	I, M	P0[6]	Analog column mux input
28	Power		V _{DD}	Supply voltage
29	I/O	I, M	P0[7]	Analog column mux input
30	I/O	I, M	P0[5]	Analog column mux input
31	I/O	I, M	P0[3]	Analog column mux input, integrating input
32	Power	•	V _{SS}	Ground connection

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Notes

The center pad on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not high Z at POR. See the *PSoC Technical Reference Manual* for details.



56-pin Part Pinout

The 56-Pin SSOP part is for the CY8C21001 on-chip debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Figure 11. CY8C21001 56-pin PSoC Device




Table 6. Pin Definitions - CY8C21001 56-pin (SSOP)

Pin No.	Ту	ре	Pin Name	Description
FIII NO.	Digital	Analog		Description
1	Power		V _{SS}	Ground connection
2	I/O	1	P0[7]	Analog column mux input
3	I/O	1	P0[5]	Analog column mux input and column output
4	I/O	I	P0[3]	Analog column mux input and column output
5	I/O	I	P0[1]	Analog column mux input
6	I/O		P2[7]	
7	I/O		P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input
9	I/O	I	P2[1]	Direct switched capacitor block input
10			NC	No connection
11			NC	No connection
12			NC	No connection
13			NC	No connection
14	OCD		OCDE	OCD even data I/O
15	OCD		OCDO	OCD odd data output
16	Power	•	SMP	SMP connection to required external components
17	Power		V _{SS}	Ground connection
18	Power		V _{SS}	Ground connection



Table 8. Register Map 0 Table: User Space

Name	Addr (0,Hex)		Name	Addr (0,Hex)	Access		Addr (0,Hex)		Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	-
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	
PRT1IE	05	RW		45			85			C5	-
PRT1GS	06	RW		46			86	-		C6	-
PRT1DM2	07	RW		47			87			C7	
PRT2DR	08	RW									
				48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			СВ	
PRT3DR	0C	RW		4C			8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW		4E			8E			CE	-
PRT3DM2	0F	RW		4F			8F			CF	-
	10			50			90	-	CUR_PP	D0	RW
	11			51			91		STK_PP	D1	RW
									SIK_FF		NVV
	12			52	ļ		92	ļ		D2	DIA
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56		1	96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59	1		99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	10									DC	
				5C			9C				DW/
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	
DBB01DR1	25	W		65			A5			E5	
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
					RVV						
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8			E8	
DCB02DR1	29	W	ADC1_CR	69	#		A9			E9	
DCB02DR2	2A	RW		6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB03DR0	2C	#	TMP_DR0	6C	RW	I	AC	1		EC	1
DCB03DR1	2D	W	TMP_DR1	6D	RW	1	AD	<u> </u>	l	ED	1
DCB03DR2	2E	RW	TMP_DR2	6E	RW	1	AE			EE	+
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF			EF	+
20200010	30	"		70		RDIORI	B0	RW		F0	+
			Į		L				l		┿
	31		10500051	71	DW	RDIOSYN	B1	RW		F1	—
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	T
	36	1	ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	1
	37		ACE01CR2	77	RW	i	B7		CPU_F	F7	RL
	38	+		78		1	B8		-	F8	+
	39		ł	79		ł	B9		l	F9	+
	39 3A			79 7A	ļ	1	BA	ļ		FA	+
			Į			I					
	3B			7B 70			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F	1		7F	1	Ī	BF	1	CPU_SCR0	FF	#
			ccessed.	1	·	# Access is bit s		I		1	1



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C21x34B PSoC device. For up-to-date electrical specifications, visit the Cypress web site at http://www.cypress.com.

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C as specified, except where noted.

Refer to Table 23 on page 27 for the electrical specifications for the IMO using SLIMO mode.




Figure 12. Voltage versus CPU Frequency




Figure 13. IMO Frequency Trim Options

Absolute Maximum Ratings

Table 10. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
t _{BAKETIME}	Bake time	See package label	_	72	Hours	
T _A	Ambient temperature with power applied	-40	_	+85	°C	
V _{DD}	Supply voltage on V_{DD} relative to V_{SS}	-0.5	_	+6.0	V	
V _{IO}	DC input voltage	$V_{SS} - 0.5$	_	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tri-state	$V_{SS} - 0.5$	_	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	_	-	V	Human body model ESD.
LU	Latch-up current	_	-	200	mA	



Table 18. DC Switch Mode Pump (SMP) Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
E ₃	Efficiency	35	50	_		Configured as in Note 11 Load is 5 mA. SMP trip voltage is set to 3.25 V
E ₂	Efficiency	35	80	-	%	For I load = 1mA, V_{PUMP} = 2.55 V, V_{BAT} = 1.3 V, 10 µH inductor, 1 µF capacitor, and Schottky diode
F _{PUMP}	Switching frequency	-	1.3	-	MHz	
DC _{PUMP}	Switching duty cycle	_	50	-	%	

DC Analog Mux Bus Specifications

Table 19 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 19. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{SW}	Switch resistance to common analog bus	-	_	400 800	Ω	$\begin{array}{l} V_{DD} \geq 2.7 \ V \\ \texttt{2.4 } V \leq V_{DD} \leq 2.7 \ V \end{array}$
R _{VDD}	Resistance of initialization switch to V _{DD}	-		800	Ω	

DC POR and LVD Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 20. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vppor0 Vppor1 Vppor2	V _{DD} value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_ _ _	2.36 2.82 4.55	2.40 2.95 4.70	V V V	V _{DD} must be greater than or equal to 2.5 V during startup, the reset from the XRES pin, or reset from watchdog
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V _{DD} value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 ^[12] 2.99 ^[13] 3.09 3.20 4.55 4.75 4.83 4.95	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	
Vpumpo Vpump1 Vpump2 Vpump3 Vpump4 Vpump5 Vpump6 Vpump7	V _{DD} value for pump trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.45 2.96 3.03 3.18 4.54 4.62 4.71 4.89	2.55 3.02 3.10 3.25 4.64 4.73 4.82 5.00	$\begin{array}{c} 2.62^{[14]}\\ 3.09\\ 3.16\\ 3.32^{[15]}\\ 4.74\\ 4.83\\ 4.92\\ 5.12\end{array}$	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

Notes

- 12. Always greater than 50 mV above V_{PPOR} (PORLEV = 00) for falling supply. 13. Always greater than 50 mV above V_{PPOR} (PORLEV = 01) for falling supply. 14. Always greater than 50 mV above V_{LVD0}.

15. Always greater than 50 mV above V_{LVD3}.



Table 24. 2.7 V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO12}	IMO frequency for 12 MHz	11.5	12	12.7 ^[23,24]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 13 on page 20. SLIMO mode = 1
F _{IMO6}	IMO frequency for 6 MHz	5.5	6	6.5 ^[23,24]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 13 on page 20. SLIMO mode = 1
F _{CPU1}	CPU frequency (2.7 V nominal)	0.093	3	3.15 ^[23]	MHz	12 MHz only for SLIMO mode = 0
F _{BLK27}	Digital PSoC block frequency (2.7 V nominal)	0	12	12.5 ^[23,24]	MHz	Refer to AC Digital Block Specifications on page 30
F _{32K1}	ILO frequency	8	32	96	kHz	
F _{32K_U}	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the <i>PSoC</i> <i>Technical Reference Manual</i> for details on this timing
t _{XRST}	External reset pulse width	10	-	-	μs	
DC _{ILO}	IILO duty cycle	20	50	80	%	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR _{POWER_UP}	Power supply slew rate	_	-	250	V/ms	V _{DD} slew rate during power-up
t _{POWERUP}	Time from end of POR to CPU executing code	_	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
t _{jit_IMO}	12 MHz IMO cycle-to-cycle jitter (RMS) ^[25]	-	400	1000	ps	
	12 MHz IMO long term N cycle-to-cycle jitter (RMS) ^[25]	-	600	1300	ps	N = 32
	12 MHz IMO period jitter (RMS) ^[25]	-	100	500	ps	

Note

 ^{23. 2.4} V < V_{DD} < 3.0 V.
 24. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" available at http://www.cypress.com for information on maximum frequency for user modules.
 25. Refer to Cypress Jitter Specifications Application Note AN5054 "Understanding Datasheet Jitter Specifications for Cypress Timing Products" at www.cypress.com under Application Notes for more information.









Figure 20. 32-pin QFN (5 × 5 × 1.0 mm) LT32B (3.5 × 3.5) E-Pad (Sawn) Package Outline, 001-30999

TOP VIEW

<u>SIDE VIEW</u>

BOTTOM VIEW









Figure 21. 32-pin QFN (5 × 5 × 0.55 mm) 1.3 × 2.7 E-Pad (Sawn Type) Package Outline, 001-48913

Important Note For information on the preferred dimensions for mounting QFN packages, see the following application note, *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com.

Figure 22. 56-pin SSOP (300 Mils) Package Outline, 51-85062



51-85062 *F



Thermal Impedances

Table 36. Thermal Impedances per Package

Package	Typical θ _{JA} ^[30]	Typical θ _{JC}
16-pin SOIC	123 °C/W	55 °C/W
20-pin SSOP	117 °C/W	41 °C/W
28-pin SSOP	96 °C/W	39 °C/W
32-pin QFN ^[31] 5 × 5 mm 0.60 Max	27 °C/W	15 °C/W
32-pin QFN ^[31] 5 × 5 mm 0.93 Max	22 °C/W	12 °C/W
56-pin SSOP	48 °C/W	24 °C/W

Solder Reflow Peak Temperature

Table 37 lists the maximum solder reflow peak temperatures to achieve good solderability. Thermal ramp rate during preheat should be 3 °C/s or lower.

Table 37. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Temperature			
16-pin SOIC	260 °C	30 s			
20-pin SSOP	260 °C	30 s			
28-pin SSOP	260 °C	30 s			
32-pin QFN	260 °C	30 s			
56-pin SSOP	260 °C	30 s			

Notes

 ^{30.} T_J = T_A + Power × θ_{JA}
 31. To achieve the thermal impedance specified for the QFN package, refer to *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices* - AN72845 available at http://www.cypress.com.

^{32.} Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.




Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
16-Pin (150-Mil) SOIC	CY8C21234B-24SXI	8 K	512	Yes	–40 °C to +85 °C	4	4	12	12 ^[35]	0	No
16-Pin (150-Mil) SOIC (Tape and Reel)	CY8C21234B-24SXIT	8 K	512	Yes	–40 °C to +85 °C	4	4	12	12 ^[35]	0	No
20-Pin (210-Mil) SSOP	CY8C21334B-24PVXI	8 K	512	No	–40 °C to +85 °C	4	4	16	16 ^[35]	0	Yes
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21334B-24PVXIT	8 K	512	No	–40 °C to +85 °C	4	4	16	16 ^[35]	0	Yes
28-Pin (210-Mil) SSOP	CY8C21534B-24PVXI	8 K	512	No	–40 °C to +85 °C	4	4	24	24 ^[35]	0	Yes
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534B-24PVXIT	8 K	512	No	–40 °C to +85 °C	4	4	24	24 ^[35]	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN	CY8C21434B-24LTXI	8 K	512	No	–40 °C to +85 °C	4	4	28	28 ^[35]	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN ^[36] (Tape and Reel)	CY8C21434B-24LTXIT	8 K	512	No	–40 °C to +85 °C	4	4	28	28 ^[35]	0	Yes
32-Pin (5 × 5 mm 0.60 max) Thin Sawn QFN	CY8C21434B-24LQXI	8 K	512	No	–40 °C to +85 °C	4	4	28	28 ^[35]	0	Yes
32-Pin (5 × 5 mm 0.60 max) Thin Sawn QFN (Tape and Reel)	CY8C21434B-24LQXIT	8 K	512	No	–40 °C to +85 °C	4	4	28	28 ^[35]	0	Yes
56-Pin OCD SSOP	CY8C21001-24PVXI	8 K	512	Yes	–40 °C to +85 °C	4	4	26	26 ^[35]	0	Yes

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Ordering Code Definitions



Notes

35. All Digital I/O Pins also connect to the common analog mux.36. Refer to the section 32-pin Part Pinout on page 13 for pin differences.



Acronyms

Table 39 lists the acronyms that are used in this document.

Table 39. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLL	phase-locked loop
СТ	continuous time	POR	power on reset
DAC	digital-to-analog converter	PPOR	precision power on reset
DC	direct current	PRS	pseudo-random sequence
DTMF	dual-tone multi-frequency	PSoC [®]	Programmable System-on-Chip
ECO	external crystal oscillator	PWM	pulse width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	RTC	real time clock
ICE	in-circuit emulator	SAR	successive approximation
IDE	integrated development environment	SC	switched capacitor
ILO	internal low speed oscillator	SLIMO	slow IMO
IMO	internal main oscillator	SMP	switch-mode pump
I/O	input/output	SOIC	small-outline integrated circuit
IrDA	infrared data association	SPI™	serial peripheral interface
ISSP	in-system serial programming	SRAM	static random access memory
LCD	liquid crystal display	SROM	supervisory read only memory
LED	light-emitting diode	SSOP	shrink small-outline package
LPC	low power comparator	UART	universal asynchronous receiver / transmitter
LVD	low voltage detect	USB	universal serial bus
MAC	multiply-accumulate	WDT	watchdog timer
MCU	microcontroller unit	XRES	external reset

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34B, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC[®] Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC[®] Flash - AN2015 (001-40459)

Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845 (001-72845) available at http://www.cypress.com.



Glossary (continued)

bias	 A systematic deviation of a value from a reference value. The amount by which the average of a set of values departs from a reference value. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.
block	 A functional unit that performs a single function, such as an oscillator. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.
buffer	 A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
	2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
bus	1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
	 A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.



Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	 A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. A system whose operation is synchronized by a clock signal.
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming Interface) for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V _{DD}	A name for a power net meaning 'voltage drain'. The most positive power supply signal. Usually 5 V or 3.3 V.
V _{SS}	A name for a power net meaning 'voltage source'. The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



CY8C21X34 Errata Summary

The following table defines the errata applicability to available CY8C21X34 family devices. An "X" indicates that the errata pertains to the selected device.

Note Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

ltems	Part Number	Silicon Revision	Fix Status
[1.]. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes	CY8C21X34	A	No fix is currently planned.
[2]. I2C Errors	CY8C21X34	А	No fix is currently planned.

1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 °C to 70 °C. This problem does not affect end-product usage between 0 °C and 70 °C.

Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is \pm 5%.

Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the datasheet limit of $\pm 2.5\%$ when operated beyond the temperature range of 0 °C to +70 °C.

Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

Fix Status

No fix is currently planned.

2. I²C Errors

Problem Definition

The I²C block exhibits occasional data and bus corruption errors when the I²C master initiates transactions while the device is transitioning in to or out of sleep mode.

Parameters Affected

Affects reliability of I²C communication to device, between I²C master, and third party I²C slaves.

Trigger Condition(S)

Triggered by transitions into and out of the device's sleep mode.

Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

Workaround

Firmware workarounds are available in firmware. Generally the workaround consists of disconnecting the I^2C block from the bus prior to going to sleep modes. I^2C transactions during sleep are supported by a protocol in which the master wakes the device prior to the I^2C transaction

Fix Status

Will not be fixed.