



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	28
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 28x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21634b-24ltxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21634b-24ltxi</a>

## Contents

<b>PSoC Functional Overview</b> .....	<b>5</b>	<b>Packaging Information</b> .....	<b>35</b>
The PSoC Core .....	5	Thermal Impedances .....	38
The Digital System .....	5	Solder Reflow Peak Temperature .....	38
The Analog System .....	6	<b>Development Tool Selection</b> .....	<b>39</b>
Additional System Resources .....	6	Software .....	39
PSoC Device Characteristics .....	7	Development Kits .....	39
<b>Development Tools</b> .....	<b>8</b>	Evaluation Tools .....	39
PSoC Designer Software Subsystems .....	8	Device Programmers .....	40
<b>Designing with PSoC Designer</b> .....	<b>9</b>	Accessories (Emulation and Programming) .....	40
Select User Modules .....	9	<b>Ordering Information</b> .....	<b>41</b>
Configure User Modules .....	9	Ordering Code Definitions .....	41
Organize and Connect .....	9	<b>Acronyms</b> .....	<b>42</b>
Generate, Verify, and Debug .....	9	<b>Reference Documents</b> .....	<b>42</b>
SmartSense .....	9	<b>Document Conventions</b> .....	<b>43</b>
<b>Pin Information</b> .....	<b>10</b>	Units of Measure .....	43
16-pin Part Pinout .....	10	Numeric Conventions .....	43
20-pin Part Pinout .....	11	<b>Glossary</b> .....	<b>43</b>
28-pin Part Pinout .....	12	<b>Errata</b> .....	<b>48</b>
32-pin Part Pinout .....	13	Part Numbers Affected .....	48
56-pin Part Pinout .....	15	CY8C21X34 Qualification Status .....	48
<b>Register Reference</b> .....	<b>17</b>	CY8C21X34 Errata Summary .....	49
Register Conventions .....	17	<b>Document History Page</b> .....	<b>50</b>
Register Mapping Tables .....	17	<b>Sales, Solutions, and Legal Information</b> .....	<b>52</b>
<b>Electrical Specifications</b> .....	<b>20</b>	Worldwide Sales and Design Support .....	52
Absolute Maximum Ratings .....	20	Products .....	52
Operating Temperature .....	21	PSoC® Solutions .....	52
DC Electrical Characteristics .....	21	Cypress Developer Community .....	52
AC Electrical Characteristics .....	27	Technical Support .....	52

## PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in [Figure 2](#), consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C21x34B PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 28 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

### The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I<sup>2</sup>C functionality to implement an I<sup>2</sup>C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A SMP that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of four analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10 bits of precision.

## The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8- with selectable parity
- Serial peripheral interface (SPI) master and slave
- I<sup>2</sup>C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8-bit to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in [Table 1 on page 7](#).

**Figure 2. Digital System Block Diagram**



## Development Tools

**PSoC Designer™** is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - Hardware and software I<sup>2</sup>C slaves and masters
  - Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

### PSoC Designer Software Subsystems

#### *Design Entry*

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### *Code Generation Tools*

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers.** The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### *Debugger*

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### *Online Help System*

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.


#### *In-Circuit Emulator*

A low-cost, high-functionality [in-circuit emulator \(ICE\)](#) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.

## 20-pin Part Pinout

**Figure 5. CY8C21334B 20-pin PSoC Device**



**Table 3. Pin Definitions – CY8C21334B 20-pin (SSOP)**

Pin No.	Type		Name	Description
	Digital	Analog		
1	I/O	I, M	P0[7]	Analog column mux input
2	I/O	I, M	P0[5]	Analog column mux input
3	I/O	I, M	P0[3]	Analog column mux input, integrating input
4	I/O	I, M	P0[1]	Analog column mux input, integrating input
5	Power		V <sub>SS</sub>	Ground connection
6	I/O	M	P1[7]	I <sup>2</sup> C SCL
7	I/O	M	P1[5]	I <sup>2</sup> C SDA
8	I/O	M	P1[3]	
9	I/O	M	P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[6]</sup>
10	Power		V <sub>SS</sub>	Ground connection.
11	I/O	M	P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[6]</sup>
12	I/O	M	P1[2]	
13	I/O	M	P1[4]	Optional external clock input (EXTCLK)
14	I/O	M	P1[6]	
15	Input		XRES	Active high external reset with internal pull-down
16	I/O	I, M	P0[0]	Analog column mux input
17	I/O	I, M	P0[2]	Analog column mux input
18	I/O	I, M	P0[4]	Analog column mux input
19	I/O	I, M	P0[6]	Analog column mux input
20	Power		V <sub>DD</sub>	Supply voltage

**LEGEND** A = Analog, I = Input, O = Output, and M = Analog Mux Input.

**Note**

6. These are the ISSP pins, which are not High Z at POR. See the [PSoC Technical Reference Manual](#) for details.

### 32-pin Part Pinout

Figure 7. CY8C21434B 32-pin PSoC Device




Figure 8. CY8C21634B 32-pin PSoC Device




Figure 9. CY8C21434B 32-pin Sawn PSoC Device Sawn





Figure 10. CY8C21634B 32-pin Sawn PSoC Device Sawn




## 56-pin Part Pinout

The 56-Pin SSOP part is for the CY8C21001 on-chip debug (OCD) PSoC device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

**Figure 11. CY8C21001 56-pin PSoC Device**



**Table 6. Pin Definitions – CY8C21001 56-pin (SSOP)**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	Power		V <sub>SS</sub>	Ground connection
2	I/O	I	P0[7]	Analog column mux input
3	I/O	I	P0[5]	Analog column mux input and column output
4	I/O	I	P0[3]	Analog column mux input and column output
5	I/O	I	P0[1]	Analog column mux input
6	I/O		P2[7]	
7	I/O		P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input
9	I/O	I	P2[1]	Direct switched capacitor block input
10			NC	No connection
11			NC	No connection
12			NC	No connection
13			NC	No connection
14	OCD		OCDE	OCD even data I/O
15	OCD		OCDO	OCD odd data output
16	Power		SMP	SMP connection to required external components
17	Power		V <sub>SS</sub>	Ground connection
18	Power		V <sub>SS</sub>	Ground connection

**Table 6. Pin Definitions – CY8C21001 56-pin (SSOP) (continued)**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
19	I/O		P3[3]	
20	I/O		P3[1]	
21			NC	No connection
22			NC	No connection
23	I/O		P1[7]	I <sup>2</sup> C SCL
24	I/O		P1[5]	I <sup>2</sup> C SDA
25			NC	No connection
26	I/O		P1[3]	I <sub>FMTEST</sub>
27	I/O		P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[10]</sup>
28	Power		V <sub>SS</sub>	Ground connection
29			NC	No connection
30			NC	No connection
31	I/O		P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[10]</sup>
32	I/O		P1[2]	V <sub>FMTEST</sub>
33	I/O		P1[4]	Optional external clock input (EXTCLK)
34	I/O		P1[6]	
35			NC	No connection
36			NC	No connection
37			NC	No connection
38			NC	No connection
39			NC	No connection
40			NC	No connection
41	Input		XRES	Active high external reset with internal pull-down
42	OCD		HCLK	OCD high-speed clock output
43	OCD		CCLK	OCD CPU clock output
44	I/O		P3[0]	
45	I/O		P3[2]	
46			NC	No connection
47			NC	No connection
48	I/O	I	P2[0]	
49	I/O	I	P2[2]	
50	I/O		P2[4]	
51	I/O		P2[6]	
52	I/O	I	P0[0]	Analog column mux input
53	I/O	I	P0[2]	Analog column mux input and column output
54	I/O	I	P0[4]	Analog column mux input and column output
55	I/O	I	P0[6]	Analog column mux input
56	Power		V <sub>DD</sub>	Supply voltage

**LEGEND:** A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.

**Note**

10. These are the ISSP pins, which are not High Z at POR. See the [PSoC Technical Reference Manual](#) for details.



**Table 9. Register Map 1 Table: Configuration Space**

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	
	15			55			95			D5	
	16			56			96			D6	
	17			57			97			D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B		CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30			70		RDIOI	B0	RW		F0	
	31			71		RDIOISYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDIOIS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDIOILT0	B3	RW		F3	
	34			74		RDIOILT1	B4	RW		F4	
	35			75		RDIORO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDIORO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_CR	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are reserved and must not be accessed.

# Access is bit specific.

### DC General-Purpose I/O Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

**Table 13. 5 V and 3.3 V DC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 1.0	–	–	V	I <sub>OH</sub> = 10 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5]))
V <sub>OL</sub>	Low output level	–	–	0.75	V	I <sub>OL</sub> = 25 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5]))
I <sub>OH</sub>	High level source current	10	–	–	mA	V <sub>OH</sub> = V <sub>DD</sub> – 1.0 V, see the limitations of the total current in the note for V <sub>OH</sub>
I <sub>OL</sub>	Low level sink current	25	–	–	mA	V <sub>OL</sub> = 0.75 V, see the limitations of the total current in the note for V <sub>OL</sub>
V <sub>IL</sub>	Input low level	–	–	0.8	V	V <sub>DD</sub> = 3.0 to 5.25
V <sub>IH</sub>	Input high level	2.1	–	–	V	V <sub>DD</sub> = 3.0 to 5.25
V <sub>H</sub>	Input hysteresis	–	60	–	mV	
I <sub>IL</sub>	Input leakage (absolute value)	–	1	–	nA	Gross tested to 1 μA
C <sub>IN</sub>	Capacitive load on pins as input	–	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	–	3.5	10	pF	Package and pin dependent Temp = 25 °C


**Table 14. 2.7 V DC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 0.4	–	–	V	I <sub>OH</sub> = 2.5 mA (6.25 Typ), V <sub>DD</sub> = 2.4 to 3.0 V (16 mA maximum, 50 mA Typ combined I <sub>OH</sub> budget)
V <sub>OL</sub>	Low output level	–	–	0.75	V	I <sub>OL</sub> = 10 mA, V <sub>DD</sub> = 2.4 to 3.0 V (90 mA maximum combined I <sub>OL</sub> budget)
I <sub>OH</sub>	High level source current	2.5	–	–	mA	V <sub>OH</sub> = V <sub>DD</sub> – 0.4 V, see the limitations of the total current in the note for V <sub>OH</sub>
I <sub>OL</sub>	Low level sink current	10	–	–	mA	V <sub>OL</sub> = 0.75 V, see the limitations of the total current in the note for V <sub>OL</sub>
V <sub>IL</sub>	Input low level	–	–	0.75	V	V <sub>DD</sub> = 2.4 to 3.0
V <sub>IH</sub>	Input high level	2.0	–	–	V	V <sub>DD</sub> = 2.4 to 3.0
V <sub>H</sub>	Input hysteresis	–	90	–	mV	
I <sub>IL</sub>	Input leakage (absolute value)	–	1	–	nA	Gross tested to 1 μA
C <sub>IN</sub>	Capacitive load on pins as input	–	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	–	3.5	10	pF	Package and pin dependent Temp = 25 °C

### DC Switch Mode Pump Specifications

Table 18 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Figure 14. Basic Switch Mode Pump Circuit**



**Table 18. DC Switch Mode Pump (SMP) Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{PUMP5V}$	5 V output voltage from pump	4.75	5.0	5.25	V	Configured as in Note 11 Average, neglecting ripple SMP trip voltage is set to 5.0 V
$V_{PUMP3V}$	3.3 V output voltage from pump	3.00	3.25	3.60	V	Configured as in Note 11 Average, neglecting ripple. SMP trip voltage is set to 3.25 V
$V_{PUMP2V}$	2.6 V output voltage from pump	2.45	2.55	2.80	V	Configured as in Note 11 Average, neglecting ripple. SMP trip voltage is set to 2.55 V
$I_{PUMP}$	Available output current $V_{BAT} = 1.8\text{ V}, V_{PUMP} = 5.0\text{ V}$ $V_{BAT} = 1.5\text{ V}, V_{PUMP} = 3.25\text{ V}$ $V_{BAT} = 1.3\text{ V}, V_{PUMP} = 2.55\text{ V}$	5 8 8	— — —	— — —	mA mA mA	Configured as in Note 11 SMP trip voltage is set to 5.0 V SMP trip voltage is set to 3.25 V SMP trip voltage is set to 2.55 V
$V_{BAT5V}$	Input voltage range from battery	1.8	—	5.0	V	Configured as in Note 11 SMP trip voltage is set to 5.0 V
$V_{BAT3V}$	Input voltage range from battery	1.0	—	3.3	V	Configured as in Note 11 SMP trip voltage is set to 3.25 V
$V_{BAT2V}$	Input voltage range from battery	1.0	—	2.8	V	Configured as in Note 11 SMP trip voltage is set to 2.55 V
$V_{BATSTART}$	Minimum input voltage from battery to start pump	1.2	—	—	V	Configured as in Note 11 $0^{\circ}\text{C} \leq T_A \leq 100^{\circ}\text{C}$ . 1.25 V at $T_A = -40^{\circ}\text{C}$
$\Delta V_{PUMP\_Line}$	Line regulation (over $V_i$ range)	—	5	—	% $V_O$	Configured as in Note 11 $V_O$ is the “ $V_{DD}$ Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 20 on page 25
$\Delta V_{PUMP\_Load}$	Load regulation	—	5	—	% $V_O$	Configured as in Note 11 $V_O$ is the “ $V_{DD}$ Value for PUMP Trip” specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 20 on page 25
$\Delta V_{PUMP\_Ripple}$	Output voltage ripple (depends on cap/load)	—	100	—	mVpp	Configured as in Note 11 Load is 5 mA

**Note**

11.  $L_1 = 2\text{ mH}$  inductor,  $C_1 = 10\text{ mF}$  capacitor,  $D_1 =$  Schottky diode. See Figure 14.

### AC General Purpose I/O Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.


**Table 25. 5 V and 3.3 V AC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{GPIO}}$	GPIO operating frequency	0	–	12	MHz	Normal strong mode
$T_{\text{RiseF}}$	Rise time, normal strong mode, $\text{Clload} = 50 \text{ pF}$	3	–	18	ns	$V_{\text{DD}} = 4.5 \text{ to } 5.25 \text{ V}$ , 10% to 90%
$T_{\text{FallF}}$	Fall time, normal strong mode, $\text{Clload} = 50 \text{ pF}$	2	–	18	ns	$V_{\text{DD}} = 4.5 \text{ to } 5.25 \text{ V}$ , 10% to 90%
$T_{\text{RiseS}}$	Rise time, slow strong mode, $\text{Clload} = 50 \text{ pF}$	7	27	–	ns	$V_{\text{DD}} = 3 \text{ to } 5.25 \text{ V}$ , 10% to 90%
$T_{\text{FallS}}$	Fall time, slow strong mode, $\text{Clload} = 50 \text{ pF}$	7	22	–	ns	$V_{\text{DD}} = 3 \text{ to } 5.25 \text{ V}$ , 10% to 90%

**Table 26. 2.7 V AC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{GPIO}}$	GPIO operating frequency	0	–	3	MHz	Normal strong mode
$T_{\text{RiseF}}$	Rise time, normal strong mode, $\text{Clload} = 50 \text{ pF}$	6	–	50	ns	$V_{\text{DD}} = 2.4 \text{ to } 3.0 \text{ V}$ , 10% to 90%
$T_{\text{FallF}}$	Fall time, normal strong mode, $\text{Clload} = 50 \text{ pF}$	6	–	50	ns	$V_{\text{DD}} = 2.4 \text{ to } 3.0 \text{ V}$ , 10% to 90%
$T_{\text{RiseS}}$	Rise time, slow strong mode, $\text{Clload} = 50 \text{ pF}$	18	40	120	ns	$V_{\text{DD}} = 2.4 \text{ to } 3.0 \text{ V}$ , 10% to 90%
$T_{\text{FallS}}$	Fall time, slow strong mode, $\text{Clload} = 50 \text{ pF}$	18	40	120	ns	$V_{\text{DD}} = 2.4 \text{ to } 3.0 \text{ V}$ , 10% to 90%

**Figure 15. GPIO Timing Diagram**



### AC Operational Amplifier Specifications

Table 27 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 27. AC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$T_{\text{COMP}}$	Comparator mode response time, 50 mV overdrive	–	–	100 200	ns ns	$V_{\text{DD}} \geq 3.0 \text{ V}$ $2.4 \text{ V} < V_{\text{DD}} < 3.0 \text{ V}$

**Table 29. 2.7 V AC Digital Block Specifications**

Function	Description	Min	Typ	Max	Units	Notes
All functions	Block input clock frequency	—	—	12.7	MHz	2.4 V < V <sub>DD</sub> < 3.0 V
Timer	Capture pulse width	100 <sup>[27]</sup>	—	—	ns	
	Input clock frequency, with or without capture	—	—	12.7	MHz	
Counter	Enable input pulse width	100	—	—	ns	
	Input clock frequency, no enable input	—	—	12.7	MHz	
	Input clock frequency, enable input	—	—	12.7	MHz	
Dead Band	Kill pulse width:					
	Asynchronous restart mode	20	—	—	ns	
	Synchronous restart mode	100	—	—	ns	
	Disable mode	100	—	—	ns	
	Input clock frequency	—	—	12.7	MHz	
CRCPRS (PRS Mode)	Input clock frequency	—	—	12.7	MHz	
CRCPRS (CRC Mode)	Input clock frequency	—	—	12.7	MHz	
SPIM	Input clock frequency	—	—	6.35	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	—	—	4.1	MHz	
	Width of SS_ Negated between transmissions	100	—	—	ns	
Transmitter	Input clock frequency	—	—	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.
Receiver	Input clock frequency	—	—	12.7	MHz	The baud rate is equal to the input clock frequency divided by 8.

*AC External Clock Specifications*

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 30. 5 V AC External Clock Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	—	24.6	MHz	
—	High period	20.6	—	5300	ns	
—	Low period	20.6	—	—	ns	
—	Power-up IMO to switch	150	—	—	μs	

**Note**

27. 100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

**Table 31. 3.3 V AC External Clock Specifications**


Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	–	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	–	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met
–	High period with CPU clock divide by 1	41.7	–	5300	ns	
–	Low period with CPU clock divide by 1	41.7	–	–	ns	
–	Power-up IMO to switch	150	–	–	µs	

**Table 32. 2.7 V AC External Clock Specifications**


Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	–	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	–	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met
–	High period with CPU clock divide by 1	160	–	5300	ns	
–	Low period with CPU clock divide by 1	160	–	–	ns	
–	Power-up IMO to switch	150	–	–	µs	

This section shows the packaging specifications for the CY8C21x34B PSoC device with the thermal impedances for each package.


**Figure 17. 16-pin SOIC (150 Mils) Package Outline, 51-85068**



**Figure 19. 28-pin SSOP (210 Mils) Package Outline, 51-85079**



**Figure 20. 32-pin QFN (5 × 5 × 1.0 mm) LT32B (3.5 × 3.5) E-Pad (Sawn) Package Outline, 001-30999**



**NOTES:**

1. HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-220
3. DIMENSIONS ARE IN MILLIMETERS
4. PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB



## Device Programmers

All device programmers can be purchased from the Cypress Online Store.

### CY3216 Modular Programmer

The [CY3216 Modular Programmer kit](#) features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards

- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

## Accessories (Emulation and Programming)

**Table 38. Emulation and Programming Accessories**

Part Number	Pin Package	Flex-Pod Kit <sup>[33]</sup>	Foot Kit <sup>[34]</sup>	Adapter
CY8C21234B-24SXI	16-Pin SOIC	CY3250-21X34	CY3250-16SOIC-FK	Adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a> .
CY8C21334B-24PVXI	20-Pin SSOP	CY3250-21X34	CY3250-20SSOP-FK	
CY8C21534B-24PVXI	28-Pin SSOP	CY3250-21X34	CY3250-28SSOP-FK	

### Notes

33. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.  
 34. Foot kit includes surface mount feet that can be soldered to the target PCB.

## Glossary (continued)

bias	<ol style="list-style-type: none"> <li>1. A systematic deviation of a value from a reference value.</li> <li>2. The amount by which the average of a set of values departs from a reference value.</li> <li>3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.</li> </ol>
block	<ol style="list-style-type: none"> <li>1. A functional unit that performs a single function, such as an oscillator.</li> <li>2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.</li> </ol>
buffer	<ol style="list-style-type: none"> <li>1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.</li> <li>2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.</li> <li>3. An amplifier used to lower the output impedance of a system.</li> </ol>
bus	<ol style="list-style-type: none"> <li>1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.</li> <li>2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].</li> <li>3. One or more conductors that serve as a common connection for a group of related devices.</li> </ol>
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

## Glossary (continued)

microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	<ol style="list-style-type: none"> <li>1. A disturbance that affects a signal and that may distort the information carried by the signal.</li> <li>2. The random variations of one or more characteristics of any entity such as voltage, current, or data.</li> </ol>
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
Phase-locked loop (PLL)	An electronic circuit that controls an <b>oscillator</b> so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
Power on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware reset.
PSoC®	Cypress Semiconductor's PSoC® is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied measurement
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a know state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	<ol style="list-style-type: none"> <li>1. Pertaining to a process in which all events occur one after the other.</li> <li>2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.</li> </ol>
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

## Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol style="list-style-type: none"> <li>1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>2. A system whose operation is synchronized by a clock signal.</li> </ol>
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V <sub>DD</sub>	A name for a power net meaning 'voltage drain'. The most positive power supply signal. Usually 5 V or 3.3 V.
V <sub>SS</sub>	A name for a power net meaning 'voltage source'. The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.

## CY8C21X34 Errata Summary

The following table defines the errata applicability to available CY8C21X34 family devices. An "X" indicates that the errata pertains to the selected device.

**Note** Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

Items	Part Number	Silicon Revision	Fix Status
<a href="#">[1.]. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes</a>	CY8C21X34	A	No fix is currently planned.
<a href="#">[2]. I2C Errors</a>	CY8C21X34	A	No fix is currently planned.

### 1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

#### ■ Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 °C to 70 °C. This problem does not affect end-product usage between 0 °C and 70 °C.

#### ■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

#### ■ Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the datasheet limit of ±2.5% when operated beyond the temperature range of 0 °C to +70 °C.

#### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

#### ■ Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

#### ■ Fix Status

No fix is currently planned.

### 2. I<sup>2</sup>C Errors

#### ■ Problem Definition

The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I<sup>2</sup>C master initiates transactions while the device is transitioning in to or out of sleep mode.

#### ■ Parameters Affected

Affects reliability of I<sup>2</sup>C communication to device, between I<sup>2</sup>C master, and third party I<sup>2</sup>C slaves.

#### ■ Trigger Condition(S)

Triggered by transitions into and out of the device's sleep mode.

#### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

#### ■ Workaround

Firmware workarounds are available in firmware. Generally the workaround consists of disconnecting the I<sup>2</sup>C block from the bus prior to going to sleep modes. I<sup>2</sup>C transactions during sleep are supported by a protocol in which the master wakes the device prior to the I<sup>2</sup>C transaction

#### ■ Fix Status

Will not be fixed.