



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 48MHz |
| Connectivity | I ² C, SCI, SPI, USB |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 46 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 12K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 8x16b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-FQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08mm128clk |

Contents

| | | | |
|---|----|---|----|
| 1 Devices in the MC9S08MM128 series | 3 | 2.10 MCG and External Oscillator (XOSC) Characteristics | 33 |
| 1.1 Pin Assignments | 6 | 2.11 AC Characteristics | 36 |
| 1.1.1 64-Pin LQFP | 6 | 2.11.1 Control Timing | 36 |
| 1.1.2 80-Pin LQFP | 8 | 2.11.2 TPM Timing | 38 |
| 1.1.3 81-Pin MAPBGA | 9 | 2.12 SPI Characteristics | 39 |
| 1.2 Pin Assignments by Packages | 10 | 2.13 Flash Specifications | 42 |
| 2 Electrical Characteristics | 13 | 2.14 USB Electricals | 43 |
| 2.1 Parameter Classification | 13 | 2.15 VREF Electrical Specifications | 44 |
| 2.2 Absolute Maximum Ratings | 14 | 2.16 TRIAMP Electrical Parameters | 46 |
| 2.3 Thermal Characteristics | 15 | 2.17 OPAMP Electrical Parameters | 47 |
| 2.4 ESD Protection Characteristics | 16 | 3 Ordering Information | 48 |
| 2.5 DC Characteristics | 17 | 3.1 Device Numbering System | 48 |
| 2.6 Supply Current Characteristics | 20 | 3.2 Package Information | 49 |
| 2.7 PRACMP Electricals | 23 | 3.3 Mechanical Drawings | 49 |
| 2.8 12-Bit DAC Electricals | 24 | 4 Revision History | 49 |
| 2.9 ADC Characteristics | 26 | | |

Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>.

Reference Manual —MC9S08MM128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

A complete description of the modules included on each device is provided in the following table.

Table 2. Versions of On-Chip Modules

| Module | Version |
|--|---------|
| Analog-to-Digital Converter (ADC16) | 1 |
| General Purpose Operational Amplifier (OPAMP) | 1 |
| Trans-Impedance Operational Amplifier (TRIAMP) | 1 |
| Digital to Analog Converter (DAC) | 1 |
| Programmable Delay Block | 1 |
| Inter-Integrated Circuit (IIC) | 3 |
| Central Processing Unit (CPU) | 5 |
| On-Chip In-Circuit Debug/Emulator (DBG) | 3 |
| Multi-Purpose Clock Generator (MCG) | 3 |
| Low Power Oscillator (XOSCVLP) | 1 |
| Carrier Modulator Timer (CMT) | 1 |
| Programable Analog Comparator (PRACMP) | 1 |
| Serial Communications Interface (SCI) | 4 |
| Serial Peripheral Interface (SPI) | 5 |
| Time of Day (TOD) | 1 |
| Universal Serial Bus (USB) ¹ | 1 |
| Timer Pulse-Width Modulator (TPM) | 3 |
| System Integration Module (SIM) | 1 |
| Cyclic Redundancy Check (CRC) | 3 |
| Keyboard Interrupt (KBI) | 2 |
| Voltage Reference (VREF) | 1 |
| Voltage Regulator (VREG) | 1 |
| Interrupt Request (IRQ) | 3 |
| Flash Wrapper | 1 |
| GPIO | 2 |
| Port Control | 1 |

¹ USB Module not available on MC9S08MM32A devices.

The block diagram in [Figure 1](#) shows the structure of the MC9S08MM128 series MCU.

1.1 Pin Assignments

This section shows the pin assignments for the MC9S08MM128 series devices.

1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration. The first illustrates the pinout configuration for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices.




Figure 2. 64-Pin LQFP for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices

For MC9S08MM32A devices, pins 56, 57, 58, and 59 are no connects (NC) as illustrated in the following figure.




Figure 3. 64-Pin LQFP for MC9S08MM32A devices

1.1.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|---|-------|---------|---------|--------|-------|--------|------|------|------|
| A | IRO | PTG0 | PTF6 | USB_DP | VBUS | VUSB33 | PTF4 | PTF3 | PTE4 |
| B | PTF7 | PTA0 | PTG1 | USB_DM | PTF5 | PTE7 | PTF1 | PTF0 | PTE3 |
| C | PTA4 | PTA5 | PTA6 | PTA1 | PTF2 | PTE6 | PTE5 | PTE2 | PTE1 |
| D | INP1- | PTA7 | PTB0 | PTB1 | PTA2 | PTA3 | PTD5 | PTD7 | PTE0 |
| E | OUT1 | VINN1 | OUT2 | VDD2 | VDD3 | VDD1 | PTD2 | PTD3 | PTD6 |
| F | VINP1 | TRIOUT1 | INP2- | VSS2 | VSS3 | VSS1 | PTB7 | PTC7 | PTD4 |
| G | DADP0 | DACO | TRIOUT2 | VINN2 | VREFO | PTB6 | PTC0 | PTC1 | PTC2 |
| H | DADM0 | DADM1 | DADP1 | VINP2 | PTC3 | PTC4 | PTD0 | PTC5 | PTC6 |
| J | VSSA | VREFL | VREFH | VDDA | PTB2 | PTB3 | PTD1 | PTB4 | PTB5 |

Figure 5. 81-Pin MAPBGA

2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MC9S08MM128/64/32/32A microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

| | |
|----------|--|
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 5. Absolute Maximum Ratings

| # | Rating | Symbol | Value | Unit |
|---|---|-----------|------------------------|------|
| 1 | Supply voltage | V_{DD} | -0.3 to +3.8 | V |
| 2 | Maximum current into V_{DD} | I_{DD} | 120 | mA |
| 3 | Digital input voltage | V_{In} | -0.3 to $V_{DD} + 0.3$ | V |
| 4 | Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | I_D | ± 25 | mA |
| 5 | Storage temperature range | T_{stg} | -55 to 150 | °C |

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

Table 9. DC Characteristics (Continued)

| Num | Symbol | Characteristic | Condition | Min | Typ ¹ | Max | Unit | C | |
|-----|--------------------------------|--|--|------------------------|------------------|------------------------|------|---|---|
| 7 | V _{IL} | Input low voltage all digital inputs | all digital inputs, V _{DD} > 2.7 V | — | — | 0.35 x V _{DD} | V | P | |
| | | | all digital inputs, 2.7 > V _{DD} ≥ 1.8 V | — | — | 0.30 x V _{DD} | V | P | |
| | | | | | | | | | |
| 8 | V _{hys} | Input hysteresis all digital inputs | — | 0.06 x V _{DD} | — | — | mV | C | |
| 9 | I _{IN} | Input leakage current all input only pins (Per pin) | V _{IN} = V _{DD} or V _{SS} | — | — | 0.5 | μA | P | |
| 10 | I _{OZ} | Hi-Z (off-state) leakage current ³ all digital input/output (per pin) | V _{IN} = V _{DD} or V _{SS} | — | 0.003 | 0.5 | μA | P | |
| 11 | R _{PU} | Pull-up resistors | — | 17.5 | — | 52.5 | kΩ | P | |
| 12 | R _{PD} | Internal pull-down resistors ⁴ | — | 17.5 | — | 52.5 | kΩ | P | |
| 13 | I _{IC} | DC injection current ^{5, 6, 7} Single pin limit | V _{SS} > V _{IN} > V _{DD} | -0.2 | — | 0.2 | mA | D | |
| | | | Total MCU limit, includes sum of all stressed pins | | | | | | |
| | | | V _{SS} > V _{IN} > V _{DD} | -5 | — | 5 | mA | D | |
| 14 | C _{IN} | Input Capacitance, all pins | — | — | — | 8 | pF | C | |
| 15 | V _{RAM} | RAM retention voltage | — | — | 0.6 | 1.0 | V | C | |
| 16 | V _{POR} | POR re-arm voltage ⁸ | — | 0.9 | 1.4 | 1.79 | V | C | |
| 17 | t _{POR} | POR re-arm time | — | 10 | — | — | μs | D | |
| 18 | V _{LVDH} ⁹ | Low-voltage detection threshold — high range | V _{DD} falling | — | 2.11 | 2.16 | 2.22 | V | P |
| | | | V _{DD} rising | — | 2.16 | 2.23 | 2.27 | V | P |
| | | | | | | | | | |
| 19 | V _{LVDL} | Low-voltage detection threshold — low range ⁹ | V _{DD} falling | — | 1.80 | 1.84 | 1.88 | V | P |
| | | | V _{DD} rising | — | 1.88 | 1.93 | 1.96 | V | P |
| | | | | | | | | | |

Table 15. 16-Bit ADC Operating Conditions (Continued)

| # | Symb | Characteristic | Conditions | Min | Typ ¹ | Max | Unit | C | Comment |
|----|-------------------|--|------------|-----|------------------|-----|------|---|---------|
| 10 | f _{ADCK} | ADC Conversion Clock Frequency ADLPC=0, ADHSC=1 | | 1.0 | — | 8.0 | MHz | D | |
| | | | | 1.0 | — | 5.0 | MHz | D | |
| | | | | 1.0 | — | 2.5 | MHz | D | |

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 7. ADC Input Impedance Equivalency Diagram

Table 16. 16-Bit SAR ADC Characteristics full operating range
 ($V_{REFH} = V_{DDA}, > 1.8, V_{REFL} = V_{SSA} \leq 8 \text{ MHz}, -40 \text{ to } 85 \text{ }^\circ\text{C}$)

| # | Characteristic | Conditions ¹ | Symb | Min | Typ ² | Max | Unit | C | Comment |
|---|-------------------------------|--|-------------|-----|------------------|--------------------|------------------|---|--|
| 1 | Supply Current | ADLPC=1, ADHSC=0 | I_{DDAD} | — | 215 | — | μA | T | ADLSMP=0 ADCO=1 |
| | | ADLPC=0, ADHSC=0 | | — | 470 | — | | | |
| | | ADLPC=0, ADHSC=1 | | — | 610 | — | | | |
| 2 | Supply Current | Stop, Reset, Module Off | I_{DDAD} | — | 0.01 | — | μA | T | |
| 3 | ADC Asynchronous Clock Source | ADLPC=1, ADHSC=0 | f_{ADACK} | — | 2.4 | — | MHz | C | $t_{ADACK} = 1/f_{ADACK}$ |
| | | ADLPC=0, ADHSC=0 | | — | 5.2 | — | | | |
| | | ADLPC=0, ADHSC=1 | | — | 6.2 | — | | | |
| 4 | Sample Time | See Reference Manual for sample times | | | | | | | |
| 5 | Conversion Time | See Reference Manual for conversion times | | | | | | | |
| 6 | Total Unadjusted Error | 16-bit differential mode 16-bit single-ended mode | TUE | — | ± 16 | +48/–40 +56/–28 | LSB ³ | T | 32x Hardware Averaging (AVGE = %1 AVGS = %11) |
| | | 13-bit differential mode 12-bit single-ended mode | | — | ± 1.5 | ± 3.0 | | T | |
| | | 11-bit differential mode 10-bit single-ended mode | | — | ± 0.7 | ± 1.5 | | T | |
| | | 9-bit differential mode 8-bit single-ended mode | | — | ± 0.5 | ± 1.0 | | T | |
| 7 | Differential Non-Linearity | 16-bit differential mode 16-bit single-ended mode | DNL | — | ± 2.5 | +5/–3 +5/–3 | LSB ² | T | |
| | | 13-bit differential mode 12-bit single-ended mode | | — | ± 0.7 | ± 1 | | T | |
| | | 11-bit differential mode 10-bit single-ended mode | | — | ± 0.5 | ± 0.75 | | T | |
| | | 9-bit differential mode 8-bit single-ended mode | | — | ± 0.2 | ± 0.5 | | T | |

2.10 MCG and External Oscillator (XOSC) Characteristics

Table 18. MCG (Temperature Range = -40 to 105°C Ambient)

| # | Rating | Symbol | Min | Typical | Max | Unit | C | | |
|----|--|--------------------------|----------------------------|--|--------------------|---|-------------|---------|---|
| 1 | Internal reference startup time | t_{irefst} | — | 55 | 100 | μs | D | | |
| 2 | Average internal reference frequency | f_{int_ft} | — | factory trimmed at VDD=3.0 V and temp=25°C | 31.25 | — | kHz | C | |
| | | | | user trimmed | 31.25 | — | | 39.0625 | C |
| 3 | DCO output frequency range — trimmed | f_{dco_t} | — | Low range (DRS=00) | — | 20 | MHz | C | |
| | | | | Mid range (DRS=01) | 32 | — | | 40 | C |
| | | | | High range ¹ (DRS=10) | 40 | — | | 60 | C |
| 4 | Resolution of trimmed DCO output frequency at fixed voltage and temperature | $\Delta f_{dco_res_t}$ | — | with FTRIM | ± 0.1 | ± 0.2 | % f_{dco} | C | |
| | | | | without FTRIM | ± 0.2 | ± 0.4 | | C | |
| 5 | Total deviation of trimmed DCO output frequency over voltage and temperature | Δf_{dco_t} | — | over voltage and temperature | ± 1.0 | ± 2 | % f_{dco} | P | |
| | | | | over fixed voltage and temp range of 0 – 70 °C | ± 0.5 | ± 1 | | C | |
| 6 | Acquisition time | FLL ² | $t_{fll_acquire}$ | — | — | 1 | ms | C | |
| | | PLL ³ | $t_{pll_acquire}$ | — | — | 1 | | D | |
| 7 | Long term Jitter of DCO output clock (averaged over 2mS interval) ⁴ | C_{jitter} | — | 0.02 | 0.2 | % f_{dco} | C | | |
| 8 | VCO operating frequency | f_{vco} | 7.0 | — | 55.0 | MHz | D | | |
| 9 | PLL reference frequency range | f_{pll_ref} | 1.0 | — | 2.0 | MHz | D | | |
| 10 | Jitter of PLL output clock measured over 625ns ⁵ | Long term | $f_{pll_jitter_625ns}$ | — | 0.566 ⁴ | — | % f_{pll} | D | |
| 11 | Lock frequency tolerance | Entry ⁶ | D_{lock} | ± 1.49 | — | ± 2.98 | % | D | |
| | | Exit ⁷ | D_{unl} | ± 4.47 | — | ± 5.97 | | D | |
| 12 | Lock time | FLL | t_{fll_lock} | — | — | $t_{fll_acquire} + 1075(1/f_{int_t})$ | s | D | |
| | | PLL | t_{pll_lock} | — | — | $t_{pll_acquire} + 1075(1/f_{pll_ref})$ | | D | |
| 13 | Loss of external clock minimum frequency - RANGE = 0 | f_{loc_low} | $(3/5) \times f_{int_t}$ | — | — | kHz | D | | |
| 14 | Loss of external clock minimum frequency - RANGE = 1 | f_{loc_high} | $(16/5) \times f_{int_t}$ | — | — | kHz | D | | |

¹ This should not exceed the maximum CPU frequency for this device which is 48 MHz.

² This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Electrical Characteristics

- ³ This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- ⁴ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- ⁵ 625 ns represents 5 time quanta for CAN applications, under worst-case conditions of 8 MHz CAN bus clock, 1 Mbps CAN Bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- ⁶ Below D_{lock} minimum, the MCG is guaranteed to enter lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- ⁷ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

Table 19. XOSC (Temperature Range = -40 to 105°C Ambient)

| # | Characteristic | Symbol | Min | Typ ¹ | Max | Unit | C | |
|---|--|--|---|------------------|-----|------|------------|---|
| 1 | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) | • Low range (RANGE = 0) | f_{lo} | 32 | — | 38.4 | kHz | D |
| | | • High range (RANGE = 1), • FEE or FBE mode ² | $f_{hi-fill}$ | 1 | — | 5 | | D |
| | | • High range (RANGE = 1), • PEE or PBE mode ³ | f_{hi-pll} | 1 | — | 16 | | D |
| | | • High range (RANGE = 1), • High gain (HGO = 1), • BLPE mode | f_{hi-hgo} | 1 | — | 16 | | D |
| | | • High range (RANGE = 1), • Low power (HGO = 0), • BLPE mode | f_{hi-lp} | 1 | — | 8 | | D |
| 2 | Load capacitors | C_1 C_2 | See crystal or resonator manufacturer's recommendation. | | | | | D |
| 3 | Feedback resistor | • Low range (32 kHz to 38.4 kHz) | R_F | — | 10 | — | M Ω | D |
| | | • High range (1 MHz to 16 MHz) | — | — | 1 | — | | D |
| 4 | Series resistor — Low range | • Low Gain (HGO = 0) | R_S | — | 0 | — | k Ω | D |
| | | • High Gain (HGO = 1) | | — | 100 | — | | D |
| 5 | Series resistor — High range | • Low Gain (HGO = 0) | R_S | — | 0 | — | k Ω | D |
| | | • High Gain (HGO = 1) | | — | 0 | 0 | | D |
| | | ≥ 8 MHz | | — | 0 | 10 | | D |
| | | 4 MHz | | — | 0 | 20 | | D |
| | | 1 MHz | — | 0 | 20 | | D | |

Table 19. XOSC (Temperature Range = -40 to 105°C Ambient)

| # | Characteristic | Symbol | Min | Typ ¹ | Max | Unit | C |
|---|---|------------------------|-----|------------------|-----|------|---|
| 6 | Crystal start-up time ⁴ <ul style="list-style-type: none"> • Low range, low gain (RANGE = 0, HGO = 0) • Low range, high gain (RANGE = 0, HGO = 1) • High range, low gain (RANGE = 1, HGO = 0)⁵ • High range, high gain (RANGE = 1, HGO = 1)⁵ | $t_{\text{CSTL-LP}}$ | — | 200 | — | ms | D |
| | | $t_{\text{CSTL-HG}_O}$ | — | 400 | — | | D |
| | | $t_{\text{CSTH-LP}}$ | — | 5 | — | | D |
| | | $t_{\text{CSTH-HG}_O}$ | — | 15 | — | | D |


¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal.



2.11.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 21. TPM Input Timing

| # | C | Function | Symbol | Min | Max | Unit |
|---|---|---------------------------|--------------|-----|-------------|-----------|
| 1 | — | External clock frequency | f_{TPMext} | dc | $f_{Bus}/4$ | MHz |
| 2 | — | External clock period | t_{TPMext} | 4 | — | t_{cyc} |
| 3 | D | External clock high time | t_{clkh} | 1.5 | — | t_{cyc} |
| 4 | D | External clock low time | t_{ckl} | 1.5 | — | t_{cyc} |
| 5 | D | Input capture pulse width | t_{ICPW} | 1.5 | — | t_{cyc} |




Figure 10. Timer External Clock





Figure 11. Timer Input Capture Pulse


Electrical Characteristics



NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 12. SPI Master Timing (CPHA = 0)



NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 13. SPI Master Timing (CPHA = 1)



NOTE:

1. Not defined, but normally MSB of character just received

Figure 14. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined, but normally LSB of character just received

Figure 15. SPI Slave Timing (CPHA = 1)

2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MC9S08MM128RM).

Table 23. Flash Characteristics

| # | Characteristic | Symbol | Min | Typical | Max | Unit | C |
|----|---|-------------------------|-------------|--------------|--------|-------------------|---|
| 1 | Supply voltage for program/erase –40°C to 105°C | $V_{\text{prog/erase}}$ | 1.8 | — | 3.6 | V | D |
| 2 | Supply voltage for read operation | V_{Read} | 1.8 | — | 3.6 | V | D |
| 3 | Internal FCLK frequency ¹ | f_{FCLK} | 150 | — | 200 | kHz | D |
| 4 | Internal FCLK period (1/FCLK) | t_{FcyC} | 5 | — | 6.67 | μs | D |
| 5 | Byte program time (random location) ² | t_{prog} | 9 | | | t_{FcyC} | P |
| 6 | Byte program time (burst mode) ² | t_{Burst} | 4 | | | t_{FcyC} | P |
| 7 | Page erase time ² | t_{Page} | 4000 | | | t_{FcyC} | P |
| 8 | Mass erase time ² | t_{Mass} | 20,000 | | | t_{FcyC} | P |
| 9 | Program/erase endurance ³ T_L to T_H = –40°C to + 105°C $T = 25^\circ\text{C}$ | | 10,000 — | — 100,000 | — — | cycles | C |
| 10 | Data retention ⁴ | $t_{\text{D_ret}}$ | 15 | 100 | — | years | C |

¹ The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁴ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

2.14 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

Table 24. Internal USB 3.3 V Voltage Regulator Characteristics

| # | Characteristic | Symbol | Min | Typ | Max | Unit | C |
|---|--|----------------------|-----|-----|------|------|---|
| 1 | Regulator operating voltage | V_{regin} | 3.9 | — | 5.5 | V | C |
| 2 | VREG output | V_{regout} | 3 | 3.3 | 3.75 | V | P |
| 3 | V_{USB33} input with internal VREG disabled | V_{usb33in} | 3 | 3.3 | 3.6 | V | C |
| 4 | VREG Quiescent Current | I_{VRQ} | — | 0.5 | — | mA | C |

2.16 TRIAMP Electrical Parameters

Table 27. TRIAMP Characteristics 1.8–3.6 V, –40°C~105°C

| # | Characteristic ¹ | Symbol | Min | Typ ² | Max | Unit | C |
|----|---|-------------------|------|------------------|---------------|-----------------|---|
| 1 | Operating Voltage | V_{DD} | 1.8 | — | 3.6 | V | C |
| 2 | Supply Current ($I_{OUT}=0mA$, $CL=0$) Low-power mode | I_{SUPPLY} | — | 52 | 60 | μA | T |
| 3 | Supply Current ($I_{OUT}=0mA$, $CL=0$) High-speed mode | I_{SUPPLY} | — | 432 | 480 | μA | T |
| 4 | Input Offset Voltage | V_{OS} | — | ± 1 | ± 5 | mV | T |
| 5 | Input Offset Voltage Temperature Drift | α_{VOS} | — | 600 | — | μV | T |
| 6 | Input Offset Current | I_{OS} | — | ± 120 | 500 | pA | T |
| 7 | Input Bias Current (0 ~ 50°C) | I_{BIAS} | — | < 350 | < ± 500 | pA | T |
| 8 | Input Bias Current (–40 ~ 105°C) | I_{BIAS} | — | 3 | 6.55 | nA | T |
| 9 | Input Common Mode Voltage Low | V_{CML} | 0 | — | — | V | T |
| 10 | Input Common Mode Voltage High | V_{CMH} | — | — | $V_{DD}-1.4$ | V | T |
| 11 | Input Resistance | R_{IN} | 500 | — | — | $M\Omega$ | T |
| 12 | Input Capacitances | C_{IN} | — | — | 5 | pF | D |
| 13 | AC Input Impedance ($f_{IN}=100kHz$) | $ X_{IN} $ | — | 1 | — | $M\Omega$ | D |
| 14 | Input Common Mode Rejection Ratio | CMRR | 60 | 70 | — | dB | T |
| 15 | Power Supply Rejection Ration | PSRR | 60 | 70 | — | dB | T |
| 16 | Slew Rate ($\Delta V_{IN}=100mV$) Low-power mode | SR | — | 0.1 | — | V/ μs | T |
| 17 | Slew Rate ($\Delta V_{IN}=100mV$) High-speed mode | SR | — | 1 | — | V/ μs | T |
| 18 | Unity Gain Bandwidth (Low-power mode) 50pF | GBW | 0.15 | 0.25 | — | MHz | T |
| 19 | Unity Gain Bandwidth (High-speed mode) 50pF | GBW | — | 1.6 | — | MHz | T |
| 20 | DC Open Loop Voltage Gain | A_V | — | 80 | — | dB | T |
| 21 | Load Capacitance Driving Capability | CL(max) | — | — | 100 | pF | T |
| 22 | Output Impedance AC Open Loop (@100 kHz Low-power mode) | R_{OUT} | — | 1.4 | — | k Ω | D |
| 23 | Output Impedance AC Open Loop (@100 kHz High-speed mode) | R_{OUT} | — | 184 | — | Ω | D |
| 24 | Output Voltage Range | tr _{out} | 0.15 | — | $V_{DD}-0.15$ | V | T |
| 25 | Output Drive Capability | I_{OUT} | — | ± 1.0 | — | mA | T |
| 26 | Gain Margin | GM | 20 | — | — | dB | D |
| 27 | Phase Margin | PM | 45 | 55 | — | deg | T |
| 28 | Input Voltage Noise Density | $f=1\text{ kHz}$ | — | 160 | — | nV/ \sqrt{Hz} | T |

¹ All parameters are measured at 3.0 V, $CL=47\text{ pF}$ across temperature –40 to + 105 °C unless specified.

² Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
<http://compass.freescale.net/go/168063291>
1-800-441-2447 or 1-303-675-2140
Fax: 1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2010. All rights reserved.